Senior SoC Design Engineer job opportunity at Celestial AI.

Home Jobs In United States Of America Tag: Engineering Senior SoC Design Engineer position at Celestial AI


bot
Celestial AI Senior SoC Design Engineer
Experience: 7-years
Pattern: On Site
Country:
apply Apply Now
Salary:
Status:

Engineering

Copy Link Report
degreeMaster's (M.Eng.)
loacation Santa Clara, Orange County, CALIFORNIA, United States Of America
loacation Santa Clara, ..........United States Of America

We are seeking a #Senior #SoC #Design #Engineer to contribute to the design, integration, and implementation of complex System-on-Chips (SoCs). This role involves hands-on work with high-speed interconnects, IP integration, and the full ASIC implementation flow. You will own the micro-architecture, RTL design, and synthesis, working closely with verification and the physical design team. We want to hear from you if you have strong experience in SoC integration, high-speed interfaces, or ASIC implementation. __ ESSENTIAL DUTIES AND RESPONSIBILITIES SoC Design & IP Integration: Integrate and configure high-speed IPs (e.g., UCIe, CXL, PCIe, Serdes) into SoC designs. Define and integrate AXI-based Network-on-Chip (NoC) interconnects and subsystems. Collaborate effectively with cross-functional teams, including IP vendors, verification, and physical design, to ensure seamless integration and debug. ASIC Implementation & Sign-off: Create the micro-architecture, RTL design, synthesis, and be responsible for design quality (Lint, CDC, and RDC). Optimize RTL for power, performance, and area (PPA) goals. Verification & Debug: Work with pre-silicon verification teams to ensure design is verified. Provide inputs for the test plan covering functionality, corner cases, functional coverage Run tests and debug, work with the verification team to close coverage, resolve design, timing, and protocol compliance issues in close collaboration with verification and firmware teams. Participate in post-silicon bring-up and debug efforts. Support emulation and FPGA-based prototyping for early IP validation. __ QUALIFICATIONS Education & Experience: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field. 5+ years of hands-on experience in ASIC/SoC design, integration, and implementation. Technical Expertise: SoC Design & RTL: Strong experience in RTL design and integration using Verilog/SystemVerilog. Experience working with interconnect protocols like AXI. Experience integrating high-speed interfaces (e.g., UCIe, CXL, PCIe, DDR). ASIC Implementation: Hands-on experience with logic synthesis, static timing analysis (STA), and low-power design techniques. Proficiency with common EDA tools for synthesis and STA. Knowledge of physical design constraints, floorplanning, and the timing closure flow. Verification & Debug: Familiarity with pre-silicon verification methodologies (e.g., UVM). Strong problem-solving skills with a methodical approach to debugging. Familiarity with post-silicon bring-up and debug techniques is a plus. Scripting: Proficiency in scripting languages like Tcl or #Python for automation and debug. __ PREFERRED QUALIFICATIONS Experience working with UCIe/CXL/PCIe/Serdes would be a plus for this role.

Other Ai Matches

Senior SoC Design Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Silicon Photonics Process Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Photonics Chip Lead Applicants are expected to have a solid experience in handling Lead related tasks
Compiler Engineer (Backend) Applicants are expected to have a solid experience in handling Engineer related tasks
Senior Firmware Engineer Applicants are expected to have a solid experience in handling Embedded Systems related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
AMS Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Package Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Tech Manager related tasks
Senior Manager, ASIC Design Applicants are expected to have a solid experience in handling Design Manager related tasks
SQA Manager Applicants are expected to have a solid experience in handling Quality Assurance related tasks
Package Integration Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
PIC Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
SoC DV Lead Applicants are expected to have a solid experience in handling Hardware Verification related tasks
Optical Test Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Senior CAD Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
UVM Verification Engineer Applicants are expected to have a solid experience in handling Verification Engineer related tasks
Optical SerDes Validation Engineer Applicants are expected to have a solid experience in handling Validation Engineer related tasks
Package Reliability Engineer Applicants are expected to have a solid experience in handling Reliability Engineer related tasks
Senior Technical Recruiter Applicants are expected to have a solid experience in handling Technical Recruiter related tasks
SQA Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Test Engineer - ATE & SLT Applicants are expected to have a solid experience in handling Supervisor related tasks
Product Engineer – ATE, SLT & Optics Applicants are expected to have a solid experience in handling Engineering related tasks