PIC Design Engineer job opportunity at Celestial AI.



bot
Celestial AI PIC Design Engineer
Experience: 1-year
Pattern: On Site
apply Apply Now
Salary:
Status:

Design Engineer

Copy Link Report
degreePhD
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

Contribute to the design and layout of very large-scale Silicon Photonic ICs (PICs) that interface directly with co-designed ASICs. __ Contribute to PIC delivery, all the way from floor-planning and top-level block placement to micro-#architecture, optical & #electrical routing, and back-end DRC and LVS verification. __ Work in conjunction with broader analog, digital and packaging teams to drive PIC physical design in accordance with product requirements related to opto-electronic performance, signal integrity (SI) & power integrity (PI). __ Work closely with the rest of the Photonics team to optimize layout flows and add to existing #software base for automated design and verification.

Other Ai Matches

Product Engineer – ATE, SLT & Optics Applicants are expected to have a solid experience in handling Engineering related tasks
SQA Manager Applicants are expected to have a solid experience in handling Quality Assurance related tasks
Senior Technical Recruiter Applicants are expected to have a solid experience in handling Technical Recruiter related tasks
Senior Firmware Engineer Applicants are expected to have a solid experience in handling Embedded Systems related tasks
Optical Test Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
UVM Verification Engineer Applicants are expected to have a solid experience in handling Verification Engineer related tasks
AMS Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Package Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
PIC Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Compiler Engineer (Backend) Applicants are expected to have a solid experience in handling Engineer related tasks
SoC DV Lead Applicants are expected to have a solid experience in handling Hardware Verification related tasks
Package Reliability Engineer Applicants are expected to have a solid experience in handling Reliability Engineer related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Silicon Photonics Process Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Package Integration Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Senior Manager, ASIC Design Applicants are expected to have a solid experience in handling Design Manager related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Tech Manager related tasks
Photonics Chip Lead Applicants are expected to have a solid experience in handling Lead related tasks
Senior SoC Design Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Optical SerDes Validation Engineer Applicants are expected to have a solid experience in handling Validation Engineer related tasks
Test Engineer - ATE & SLT Applicants are expected to have a solid experience in handling Supervisor related tasks
Senior CAD Engineer Applicants are expected to have a solid experience in handling Engineering related tasks