Technical Program Manager job opportunity at Celestial AI.



bot
Celestial AI Technical Program Manager
Experience: 10-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Tech Manager

Copy Link Report
degreeBachelor's (B.Sc.)
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

ABOUT THE ROLE We are seeking a seasoned Technical Program Manager (TPM) with a strong background in the semiconductor industry to lead and orchestrate complex programs from IP development through to full platform delivery. This is a high-impact role requiring both strategic oversight and tactical execution, working across cross-functional engineering, operations, and customer-facing teams. ESSENTIAL DUTIES AND RESPONSIBILITIES Drive end-to-end program execution from IP conception/design to SoC/platform-level implementation and validation. Define and manage integrated program plans, including schedules, resources, deliverables, and dependencies. Identify and mitigate risks proactively using industry best practices in technical program and risk management. Collaborate closely with silicon, hardware, software, and systems teams to ensure alignment on technical and program goals. Interface directly with large-scale, strategic customers, providing regular updates, managing escalations, and aligning on shared milestones and deliverables. Develop and maintain comprehensive dashboards and reporting tools to ensure transparency and visibility of program status to executive leadership and stakeholders. Lead program reviews, post-mortems, and continuous improvement initiatives to drive program excellence. QUALIFICATIONS Bachelor's or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field. 10+ years of experience in technical program management within the semiconductor industry. Proven track record of managing programs involving IP design, SoC integration, and platform bring-up. Strong technical acumen in areas such as digital/analog IP, SoC architecture, hardware/software co-development, or system validation. Deep understanding of program lifecycle methodologies, such as Agile, Waterfall, or hybrid approaches tailored to hardware development. Demonstrated experience applying best practices for program execution, risk assessment, and issue resolution. Experience working with and presenting to tier-one customers, managing technical engagements and delivery expectations. Excellent communication, organizational, and stakeholder management skills. Strong collaboration skills. PREFERRED QUALIFICATIONS PMP, PgMP, or similar project/program management certifications. LOCATION: Santa Clara, CA For California Location: As an early stage start up, we offer an extremely attractive total compensation package inclusive of competitive base salary, bonus and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $200,000.00 - $225,000.00. The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.

Other Ai Matches

Compiler Engineer (Backend) Applicants are expected to have a solid experience in handling Engineer related tasks
Senior Manager, ASIC Design Applicants are expected to have a solid experience in handling Design Manager related tasks
SQA Manager Applicants are expected to have a solid experience in handling Quality Assurance related tasks
Senior CAD Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Senior SoC Design Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Package Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Senior Firmware Engineer Applicants are expected to have a solid experience in handling Embedded Systems related tasks
Optical Test Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Senior Technical Recruiter Applicants are expected to have a solid experience in handling Technical Recruiter related tasks
SoC DV Lead Applicants are expected to have a solid experience in handling Hardware Verification related tasks
AMS Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Product Engineer – ATE, SLT & Optics Applicants are expected to have a solid experience in handling Engineering related tasks
Photonics Chip Lead Applicants are expected to have a solid experience in handling Lead related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Tech Manager related tasks
Package Reliability Engineer Applicants are expected to have a solid experience in handling Reliability Engineer related tasks
Silicon Photonics Process Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
PIC Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Package Integration Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
UVM Verification Engineer Applicants are expected to have a solid experience in handling Verification Engineer related tasks
Optical SerDes Validation Engineer Applicants are expected to have a solid experience in handling Validation Engineer related tasks
SQA Engineer Applicants are expected to have a solid experience in handling Engineering related tasks