FPGA Design Engineer, Senior Staff job opportunity at d-Matrix.

Home Jobs In United States Of America Tag: R&D - HW Silicon Design FPGA Design Engineer, Senior Staff position at d-Matrix


bot
d-Matrix FPGA Design Engineer, Senior Staff
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

R&D - HW Silicon Design

Copy Link Report
degreeBachelor's (B.Sc.)
loacation Santa Clara, United States Of America
loacation Santa Clara....United States Of America

At d-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration. We value humility and believe in direct communication. Our team is inclusive , and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Location: Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. What You Will Do: • Design and verify FPGA-based solutions for d-Matrix AI inference accelerator management • Define FPGA microarchitecture specifications and collaborate with stakeholders to ensure alignment with project requirements. • Develop resilient dual boot architecture for multi-core multi chiplet booting • Design and implement hardware and software modules for platform power management, health monitoring, and telemetry data acquisition. • Interface with host server BMC through SMBus mailbox with management protocol overlays such as MCTP, PLDM and SPDM • Integrate RISC-V CPU cores and related firmware into FPGA designs. • Develop eFuse controller within the FPGA • Design and integrate a secure boot solution adhering to NIST standards within the FPGA to enable secure booting of d-Matrix accelerator chiplets • Collaborate with cross-functional teams to ensure seamless hardware-software integration and support inference accelerator hardware bring-up and troubleshooting. • Author Python scripts for hardware testing and automation What You Will Bring: • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, Master's degree preferred with a Minimum of 12 + years of experience in FPGA design and verification. • Expertise in hardware design using Hardware Description Languages (HDLs) like Verilog or VHDL • Familiarity with RISC-V architecture and embedded systems development • Understanding of hardware-software integration concepts • Experience with scripting languages like Python for test automation • Experience with industry-standard management protocols (MCTP, PLDM, SPDM) • Experience with platform BMC (Baseboard Management Controller) • Knowledge of power management techniques (PMBus) • Knowledge of hardware security and secure boot concepts. • Experience with cloud server architectures and concepts • Strong analytical and problem-solving skills • Excellent communication, collaboration, and teamwork abilities • Thrive in dynamic environments where innovative problem-solving is key Equal Opportunity Employment Policy d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day. d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Other Ai Matches

FPGA Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Compiler Architect Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
AI Software Applications Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
Micro-Architect / RTL Design - CPU, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
AI Security Architect, Principal Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
Application Performance Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
HW Engineering Intern - PCB Layout Automation & AI Tooling Applicants are expected to have a solid experience in handling R&D - HW Systems Engineering related tasks
Digital Design Engineer, Micro-Architect, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Technical Recruiter, Senior Staff Applicants are expected to have a solid experience in handling G&A - Recruiting related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
AI / ML System Software Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
HW Systems Engineer, Customer Platforms - Tech Lead/Principal Applicants are expected to have a solid experience in handling S&M - Product related tasks
Director, Partner and Supplier Management – AI Hardware Applicants are expected to have a solid experience in handling R&D - Operations & Supply Chain related tasks
Analog Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Machine Learning Research Intern Applicants are expected to have a solid experience in handling R&D - SW Machine Learning related tasks
Design Validation Engineering Intern Applicants are expected to have a solid experience in handling R&D - HW Validation related tasks
Analog IC Design Intern Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Machine Learning Intern - Dynamic KV-Cache Modeling for Efficient LLM Inference Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
Analog Design Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Design Verification Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks