Digital Design Engineer, Micro-Architect, Principal job opportunity at d-Matrix.

Home Jobs In United States Of America Tag: R&D - HW Silicon Design Digital Design Engineer, Micro-Architect, Principal position at d-Matrix


bot
d-Matrix Digital Design Engineer, Micro-Architect, Principal
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

R&D - HW Silicon Design

Copy Link Report
degreeBachelor's (B.Sc.)
loacation Santa Clara, United States Of America
loacation Santa Clara....United States Of America

At d-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration. We value humility and believe in direct communication. Our team is inclusive , and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Location: Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. The role: Digital Design Engineer, Micro-Architect, Principal What you will do: As part of this team, you will be responsible for the micro-architecture and design of the AI sub-system modules including SIMD, Hardware Execution Engines. You will also be responsible for definition and implementation of Custom ISA. Work with System Architects to develop efficient C-Kernel utilizing the Custom ISA. You will own design, document, execute and deliver fully verified, high performance, area, and power efficient RTL to achieve the design targets and specifications. You will also design of micro-architecture and RTL, synthesis, logic and timing verification using leading edge CAD tools and semiconductor process technologies. You will design and implement logic functions that enable efficient test and debug and participate in silicon bring-up and validation for blocks owned. RESPONSIBILITIES: Responsible for the micro-architecture and design of the AI Compute sub-system modules including Hardware Execution Engines. Own design, document, execute and deliver fully verified, high performance, area, and power efficient RTL to achieve the design targets and specifications Design of micro-architecture and RTL, synthesis, logic and timing verification using leading edge CAD tools and semiconductor process technologies Design and Implement logic functions that enable efficient test and debug Participate in silicon bring-up and validation for blocks owned REQUIREMENTS: Master’s degree in electrical engineering, Computer Engineering or Computer Science with 12 + years of meaningful work experience Experience in micro-architecture and RTL development (Verilog/System Verilog), focused on Processor and sub-system design, Digital Signal Processing blocks. Exposure to Computer Architecture & Arithmetic is required. Experience with Floating point and Integer Arithmetic and Numerics is a plus. Exposure to Interconnect and Bus Interfaces is required. Good understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis Strong interpersonal skills and an excellent teammate #LI-BP1 Equal Opportunity Employment Policy d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day. d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Other Ai Matches

Digital Design Engineer, Micro-Architect, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Analog Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Compiler Architect Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
HW Systems Engineer, Customer Platforms - Tech Lead/Principal Applicants are expected to have a solid experience in handling S&M - Product related tasks
Design Validation Engineering Intern Applicants are expected to have a solid experience in handling R&D - HW Validation related tasks
Analog IC Design Intern Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
Analog Design Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
FPGA Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Micro-Architect / RTL Design - CPU, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Design Verification Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
Application Performance Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
HW Engineering Intern - PCB Layout Automation & AI Tooling Applicants are expected to have a solid experience in handling R&D - HW Systems Engineering related tasks
Technical Recruiter, Senior Staff Applicants are expected to have a solid experience in handling G&A - Recruiting related tasks
Machine Learning Intern - Dynamic KV-Cache Modeling for Efficient LLM Inference Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
AI / ML System Software Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
AI Software Applications Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
Director, Partner and Supplier Management – AI Hardware Applicants are expected to have a solid experience in handling R&D - Operations & Supply Chain related tasks
AI Security Architect, Principal Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
Machine Learning Research Intern Applicants are expected to have a solid experience in handling R&D - SW Machine Learning related tasks