Application Performance Engineer job opportunity at d-Matrix.



bot
d-Matrix Application Performance Engineer
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

S&M - Product

Copy Link Report
degreeBachelor's (B.Sc.)
loacation Santa Clara, United States Of America
loacation Santa Clara....United States Of America

At d-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration. We value humility and believe in direct communication. Our team is inclusive , and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Location: Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. Application Performance Engineer d-Matrix is seeking senior engineers who are obsessed with performance analysis and optimization to extract the best inference performance on our hardware. The ideal candidate will be comfortable working across all layers of the hardware and software stack, from the architecture to compilers, kernels and frameworks.  This is a deeply technical, cross-functional role where you will work with external developers, researchers and engineers using our products and collaborate closely with internal R&D and product teams. What You Will Do: Provide expert guidance and support to customers with workload performance analysis, debugging, profiling, and implementing optimizations on d-Matrix hardware and software Develop tools and technical collaterals (developer guides and other supporting materials) to simplify user experience with workload analysis and optimization Profile and analyze existing and emerging workloads on simulators and state-of-the-art hardware. Benchmark performance for generative AI model inference on state-of-the-art hardware and software platforms Profile and analyze workloads in potential new product areas to help guide roadmap decisions What You Will Bring: Engineering degree in Electrical Engineering, Computer Engineering, Computer Science, or related field, with 10+ years of relevant experience in AI/ML hardware, software and infrastructure. Strong background in deep learning and neural networks, in particular generative AI and Academic experience in computer architecture, hardware software co-design, performance modeling Proven experience analyzing and tuning inference performance on GPUs. Experience with processor and system-level performance modeling. Experience with common deep learning software packages like PyTorch, vLLM, etc. as well as understanding of model compilation and execution stack. Experience with OpenAI Triton and/or CUDA. Strong programming skills in C++, Python. Excellent communication and presentation skills Experience in customer engineering and field support for enterprise-level AI and datacenter products, with a focus on AI/ML software and generative AI inference, preferred. Equal Opportunity Employment Policy d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day. d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Other Ai Matches

HW Systems Engineer, Customer Platforms - Tech Lead/Principal Applicants are expected to have a solid experience in handling S&M - Product related tasks
Design Verification Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
Micro-Architect / RTL Design - CPU, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Machine Learning Intern - Dynamic KV-Cache Modeling for Efficient LLM Inference Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
Director, Partner and Supplier Management – AI Hardware Applicants are expected to have a solid experience in handling R&D - Operations & Supply Chain related tasks
Machine Learning Research Intern Applicants are expected to have a solid experience in handling R&D - SW Machine Learning related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
AI Software Applications Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
Analog Design Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Design Validation Engineering Intern Applicants are expected to have a solid experience in handling R&D - HW Validation related tasks
Analog Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Application Performance Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
Digital Design Engineer, Micro-Architect, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
AI / ML System Software Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
Compiler Architect Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
AI Security Architect, Principal Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
HW Engineering Intern - PCB Layout Automation & AI Tooling Applicants are expected to have a solid experience in handling R&D - HW Systems Engineering related tasks
Analog IC Design Intern Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
FPGA Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Technical Recruiter, Senior Staff Applicants are expected to have a solid experience in handling G&A - Recruiting related tasks