Analog Design Engineer, Staff job opportunity at d-Matrix.

Home Jobs In United States Of America Tag: R&D - HW Analog Circuits Analog Design Engineer, Staff position at d-Matrix


bot
d-Matrix Analog Design Engineer, Staff
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

R&D - HW Analog Circuits

Copy Link Report
degreeBachelor's (B.Sc.)
loacation Santa Clara, United States Of America
loacation Santa Clara....United States Of America

At d-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration. We value humility and believe in direct communication. Our team is inclusive , and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Location: Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. The role: Analog Design Engineer, Staff What you will do: Analog-mixed signal integrated circuit design using (but not limited to) common circuit design tools from Cadence and Synopsis. Design state of the art in-memory-compute engine for artificial intelligence accelerator and Die-Die serial interface for scale-out. Job scope includes schematic circuit design, system level performance analysis, design test benches for simulations and verifications, guide layout engineers on layout in deep sub-micron process nodes from 7nm and below, and to optimize design and layout to achieve low power design performance over process-voltage-temperature corners and six-sigma Monte-Carlo yield analysis. Independent minor layout tweaks when necessary. Work with backend engineers on integration of design/layout. Provide model of circuit for backend verification. Participate in testboard design for silicon bring up and bench debug or characterization. To build scripts for silicon bring up and test features. What you will Bring: Completed a BS/MS/PhD Preferred degree in Electrical Engineering and 7 + years of related professional experience in high-speed circuit design blocks such as Phase Interpolator, Clocking, PLL designs • Experience and knowledge of Schematic Capture, Spice Simulations and running Monte-Carlo simulations • Experience and knowledge of Circuit Layout, Extraction and running back-annotated simulations • Experience with Channel modeling using Matlab or other tools. • Participation and contribution in Standard bodies is a plus. • Must have effective interpersonal and teamwork skills. • Proficiency in working with cross functional and cross site teams. • Excellent communication skills • Demonstrates good analysis and problem-solving skills. • Must have the ability to multi-task in a fast-paced environment Equal Opportunity Employment Policy d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day. d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Other Ai Matches

Analog Design Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Design Validation Engineering Intern Applicants are expected to have a solid experience in handling R&D - HW Validation related tasks
AI / ML System Software Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
AI Security Architect, Principal Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
Analog Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
Design Verification Engineer, Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
Digital Design Engineer, Micro-Architect, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
HW Systems Engineer, Customer Platforms - Tech Lead/Principal Applicants are expected to have a solid experience in handling S&M - Product related tasks
Director, Partner and Supplier Management – AI Hardware Applicants are expected to have a solid experience in handling R&D - Operations & Supply Chain related tasks
Technical Recruiter, Senior Staff Applicants are expected to have a solid experience in handling G&A - Recruiting related tasks
Machine Learning Research Intern Applicants are expected to have a solid experience in handling R&D - SW Machine Learning related tasks
Machine Learning Intern - Dynamic KV-Cache Modeling for Efficient LLM Inference Applicants are expected to have a solid experience in handling R&D - SW Kernels & Workloads related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Verification related tasks
HW Engineering Intern - PCB Layout Automation & AI Tooling Applicants are expected to have a solid experience in handling R&D - HW Systems Engineering related tasks
Micro-Architect / RTL Design - CPU, Principal Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Compiler Architect Applicants are expected to have a solid experience in handling R&D - CTO & Architecture related tasks
Analog IC Design Intern Applicants are expected to have a solid experience in handling R&D - HW Analog Circuits related tasks
AI Software Applications Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks
FPGA Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling R&D - HW Silicon Design related tasks
Application Performance Engineer Applicants are expected to have a solid experience in handling S&M - Product related tasks