Senior Mixed Signal Design Engineer job opportunity at NVIDIA.



DateMore Than 30 Days Ago bot
NVIDIA Senior Mixed Signal Design Engineer
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation Taiwan, Hsinchu, Taiwan
loacation Taiwan, Hsinch..........Taiwan

We are now hiring for a Senior Mixed-signal Design Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today. As a member of our Mixed-Signal high-speed I/O SerDes group, you'll be working on NVDIA's latest ground breaking technology that enables and accelerates gaming, artificial intelligence, deep learning, and autonomous driving. Your design will be consumed by standard as well as industry-leading proprietary high-speed protocols, and will serve as one of the key IPs in many complex SoC. What you'll be doing: Work with analog designers to create accurate systemVerilog model of analog components such as closed-loop PLL, Rx CTLE, SAR ADC and also optics components. You’ll work with system architects, digital designers to define and verify the system architecture specification and refine adaptation algorithms. Help in streamlining workflows with proper scripts to increase efficiency and enables reusability Be actively involve in silicon bringup, build scripts that can be used for debug, QA, characterization and ATE What we need to see: B.S. or MS degree in Electrical Engineering or equivalent experience 5+ years of experience working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferred Have a deep understanding of Verilog or SystemVerilog, logic design and circuit modeling for mixed-signal blocks Deep understanding of high-speed Serdes/PLL analog circuit design. Proven experience with custom digital circuit design and adaptation algorithms, such as DFE, CTLE, CDR, and offset cancellation Have a strong background in Perl and Python scripting Background in computer architecture and deep learning is a plus NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects Applicants are expected to have a solid experience in handling Cache Coherent Interconnects related tasks
Senior Software Engineer, DOCA Verification Applicants are expected to have a solid experience in handling DOCA Verification related tasks
Senior ASIC Design Engineer - Hardware Applicants are expected to have a solid experience in handling Job related tasks
Senior Research Engineer - Autonomous Vehicles Applicants are expected to have a solid experience in handling Job related tasks
Global Account Manager, Developer Relations – AI-RAN and Aerial Applicants are expected to have a solid experience in handling Developer Relations – AI-RAN and Aerial related tasks
Senior System Software Engineer - Neural Graphics SDKs Applicants are expected to have a solid experience in handling Job related tasks
Senior Systems and Hardware Time Synchronization Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Artificial Intelligence Algorithms Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Program Manager – DFX Engineering Applicants are expected to have a solid experience in handling Job related tasks
Senior Machine Learning Performance Engineer - Physics Applicants are expected to have a solid experience in handling Job related tasks
Senior CUDA Test Development Software Engineer, SDET Applicants are expected to have a solid experience in handling SDET related tasks
Technical Program Manager - Autonomous Vehicles Simulation Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Product Engineer - DGX Systems Support Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer - Autonomous Vehicles Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Deep Learning Software Engineer, Inference Applicants are expected to have a solid experience in handling Inference related tasks
Solutions Architect, HPC Systems Engineer Applicants are expected to have a solid experience in handling HPC Systems Engineer related tasks
Senior Solution Architect, HPC - NVIS Applicants are expected to have a solid experience in handling HPC - NVIS related tasks
Developer Relations Manager, Metropolis - Physical AI Applicants are expected to have a solid experience in handling Metropolis - Physical AI related tasks
Senior Technical Marketing Engineer - GPU and System Architecture Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer - DL Applicants are expected to have a solid experience in handling Job related tasks
Senior Circuit Design Engineer - Noise Applicants are expected to have a solid experience in handling Job related tasks
Senior Solutions Architect, Infiniband and Networking Ethernet - NVIS Applicants are expected to have a solid experience in handling Infiniband and Networking Ethernet - NVIS related tasks
Senior Verification Engineer, Performance Applicants are expected to have a solid experience in handling Performance related tasks