Mixed Signal Circuit Designer (RDSS Intern) job opportunity at NVIDIA.

Home Jobs In Taiwan Tag: Job Mixed Signal Circuit Designer (RDSS Intern) position at NVIDIA


DateMore Than 30 Days Ago bot
NVIDIA Mixed Signal Circuit Designer (RDSS Intern)
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreePhD
loacation Taiwan, Taipei, Taiwan
loacation Taiwan, Taipei....Taiwan

By submitting your resume, you’re expressing interest in our 2026 RDSS (Research and Development Substitute Services) program. Please confirm your eligibility with the local district office before applying the role. We are looking for a Mixed-Signal/Analog/IO Circuit Design Engineer – someone who is excited to join a rapidly growing team of creative circuit design engineers pushing frontiers of the high-speed DRAM SerDes solutions. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. What you'll be doing: Mixed-Signal/Analog circuit design for High-Speed Memory I/O Interfaces Develop and implement high speed interfaces and analog circuits using the latest CMOS FinFET processes Help define circuit requirements and complete design from schematic, layout, and verification to characterization Optimize design to meet the specifications for system performance. What we need to see: MSEE or PhD in Electrical Engineering. TX/RX related design experience or is fairly familiar with high-speed SerDes/analog circuit design concepts CMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET) Strong background of Cadence custom design tools, various circuit simulators like Hspice, XA, FineSim, Spectre Experience in crafting test bench environments for component and top level circuit verification Knowledge of Verilog, Verilog-A, Matlab, or similar tools for b ehavioral modeling of analog and digital circuits is a plus Strong debugging and analytical skills Strong interpersonal skills and ability & desire to work as a good teammate

Other Ai Matches

Senior Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Formal Verification Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
System Software Engineer, Tegra SoC Products Applicants are expected to have a solid experience in handling Tegra SoC Products related tasks
Senior Software Engineer, Profiling Services Applicants are expected to have a solid experience in handling Profiling Services related tasks
Senior Circuit Design Engineer - Noise Applicants are expected to have a solid experience in handling Job related tasks
Business Development Leader – Cloud Partner Strategy and Enablement Applicants are expected to have a solid experience in handling Job related tasks
Developer Relations Manager, Inception Program Startups Applicants are expected to have a solid experience in handling Inception Program Startups related tasks
Senior Silicon and System Product Lead Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Software Engineer Aerial Platform Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Inception Community Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Solutions Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Architect, Humanoid Robotics Applicants are expected to have a solid experience in handling Humanoid Robotics related tasks
ASIC Design Verification Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Server Factory Planner Applicants are expected to have a solid experience in handling Job related tasks
Manager, Large Language Model Inference Applicants are expected to have a solid experience in handling Large Language Model Inference related tasks
Solutions Architect, Generative AI Applicants are expected to have a solid experience in handling Generative AI related tasks
Photonic Design Engineer Intern - Summer 2026 Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Program Manager – VLSI Applicants are expected to have a solid experience in handling Job related tasks
Manager, Hardware Offensive Security - Silicon Architecture Applicants are expected to have a solid experience in handling Hardware Offensive Security - Silicon Architecture related tasks
Datacenter GPU Power Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior AI and ML HPC Cluster Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Software Engineer - Secure Cryptographic Services Applicants are expected to have a solid experience in handling Job related tasks