Senior ASIC Design Verification Engineer job opportunity at NVIDIA.



DateMore Than 30 Days Ago bot
NVIDIA Senior ASIC Design Verification Engineer
Experience: 8-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to have real impact in a multifaceted, technology-focused company with product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence! We have crafted a team of highly motivated people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. What you will be doing: Work as part of Global Circuits Team to develop various innovative IPs for hardware security, clocking, voltage regulation and silicon correlation. Own the unit and sub-system level verification of various IPs, create functional test plans, and verify using advanced verification tools, flows and methodologies. Build and reform world class verification infrastructure and methodologies to meet the unique demands of custom designed IPs. Engage in design specification development by participating in discussions on architecture, intent, and implementation of the various IPs. Enable system level integration by working with partner teams for test development & debug and delivering Verification IPs. What we need to see: BSEE (or equivalent experience) with 8+ years' experience in unit level or sub-system level verification or MS preferred in Electrical, Computer Engineering with 6+ years’ experience in unit level or sub-system level verification. Proficiency with Object Oriented Programming, System Verilog, Verilog, UVM, SVA and Functional Coverage. Strong skills with VCS or equivalent simulation tools like Questa is required. Strong debugging and analytical skills are required. Have a continuous improvement mentality and passionate about delivering bug-free first silicon. Strong interpersonal skills and ability to work with on-site and remote teams is a plus. Ways to stand out from the crowd: Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies is a huge plus. Strong knowledge or work experience in Mixed signal and custom designed IPs solutions. Good understanding of behavioral real number modeling and low level digital or mixed signal design concepts. Strong knowledge or work experience in co-simulation environments such as VCS-XA or equivalent tools, Gate Level Simulation or Formal Equivalence domains. Proficiency in scripting language, such as, Perl, Tcl, Make files and automation methods/algorithms a certain plus. With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We welcome you join our team with some of the most hard-working people in the world working together to promote rapid growth. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you. #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until January 13, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Post Silicon Hardware System Integration Engineer' Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graphics Engineer Intern, Tegra System Software - Summer 2026 Applicants are expected to have a solid experience in handling Tegra System Software - Summer 2026 related tasks
Senior Developer Technology Engineer, Public Sector Applicants are expected to have a solid experience in handling Public Sector related tasks
Senior Software Engineer, Object Storage - DGX Cloud Applicants are expected to have a solid experience in handling Object Storage - DGX Cloud related tasks
Mechanical and Thermal Program Manager Applicants are expected to have a solid experience in handling Job related tasks
ASIC Verification Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Director, Software Architecture Applicants are expected to have a solid experience in handling Software Architecture related tasks
Senior Technical Program Manager – VLSI Applicants are expected to have a solid experience in handling Job related tasks
Senior Deep Learning Algorithm Engineer Applicants are expected to have a solid experience in handling Job related tasks
Technical Marketing Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Program Manager, Software Compute Platform Applicants are expected to have a solid experience in handling Software Compute Platform related tasks
Applied Atomistic Modeling Researcher, Drug Discovery Applicants are expected to have a solid experience in handling Drug Discovery related tasks
CPU Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer, Metropolis Vision AI Applicants are expected to have a solid experience in handling Metropolis Vision AI related tasks
Chiplet Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer - Digital Biology Applicants are expected to have a solid experience in handling Job related tasks
Senior HSIO Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Timing Engineer - Circuits Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Development Engineer in Test, Confidential Computing - SDET Applicants are expected to have a solid experience in handling Confidential Computing - SDET related tasks
Compute System Architect Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer Intern, 2026 Applicants are expected to have a solid experience in handling 2026 related tasks
Security Lead, L4E Applicants are expected to have a solid experience in handling L4E related tasks