Senior Signal and Power Integrity Engineer job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: Job Senior Signal and Power Integrity Engineer position at NVIDIA


DateMore Than 30 Days Ago bot
NVIDIA Senior Signal and Power Integrity Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreePhD
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. This is a dynamic team working with state of the art, unique technology. If you are someone that loves a challenge, come join this diverse team and help move the needle! What you'll be doing: Work on crafting creative Signal and Power Integrity solutions to complex system design problems. System-level power integrity simulations of high-performance AI systems, graphic cards, and Tegra systems. Work closely with VLSI power teams and package/board design teams to design, optimize, and model power delivery networks (PDN) including dies, packages, boards, and voltage regulators. Package and board PDN guidelines creation, review, and post layout PI extractions. Opportunity to work in a dynamic cross-functional role to optimize package, PCB, ASIC, mixed signal circuit. What we need to see: MS/PhD in Electrical Engineering or equivalent experience. 8+ years of industry experience. Strong technical background in applied electromagnetics, transmission line theory, and signal processing is highly valued. Experience in power integrity for core power or I/O power. Strong understanding of how die/package/board decoupling impacts power supply noise across different frequency ranges. Knowledge of on-die current di/dt control techniques such as dynamic clocking and throttling. Familiarity with the SIMPLIS tool for regulator modeling; experience in modeling the behavior of on-die di/dt control techniques is highly preferred. Hands-on experience with PowerSI, 3D modeling tools such as ANSYS HFSS/Q3D, 2.5D tools such as ANSYS SIwave (or similar), and 2D tools such as Ansys 2D Ways to stand out from the crowd: Good understanding of how regulators work and expertise in regulator modeling. Knowledge of package/board/decoupling capacitor technology & design. Scripting for analysis automation #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until January 13, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

ASIC Physical Design and Timing Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, Deep Learning Inference Applicants are expected to have a solid experience in handling Deep Learning Inference related tasks
Research Engineer Neural Reconstruction - New College Graduate Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, Soc DPU Platform Applicants are expected to have a solid experience in handling Soc DPU Platform related tasks
Senior Manager, Networking Application Applicants are expected to have a solid experience in handling Networking Application related tasks
Research Scientist, Embodied and Agentic AI - New College Grad 2026 Applicants are expected to have a solid experience in handling Embodied and Agentic AI - New College Grad 2026 related tasks
Senior Product Manager, AI Infrastructure Software Applicants are expected to have a solid experience in handling AI Infrastructure Software related tasks
Manager, Internal Audit Applicants are expected to have a solid experience in handling Internal Audit related tasks
Senior Software Manager, Agentic AI Applicants are expected to have a solid experience in handling Agentic AI related tasks
Senior Software Engineer, GPU Communications and Networking Applicants are expected to have a solid experience in handling GPU Communications and Networking related tasks
Distinguished Engineer – High Performance AI Applicants are expected to have a solid experience in handling Job related tasks
Solutions Architect Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Principal Developer Technology Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer - GPU Platforms Applicants are expected to have a solid experience in handling Job related tasks
Technical Marketing Manager, Memory Technology Applicants are expected to have a solid experience in handling Memory Technology related tasks
Senior Workflow Specialist - Isaac Robotics Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
PCB Design Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacture System Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Development Engineer - DataCenter System Software Applicants are expected to have a solid experience in handling Job related tasks
Senior Deep Learning Framework Communications Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Scientist, Robotics Digital Twins - PhD New College Grad 2026 Applicants are expected to have a solid experience in handling Robotics Digital Twins - PhD New College Grad 2026 related tasks
Treasury Analyst MBA Intern – Summer 2026 Applicants are expected to have a solid experience in handling Job related tasks