DFT Engineer job opportunity at NVIDIA.



DateMore Than 30 Days Ago bot
NVIDIA DFT Engineer
Experience: 2-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation India, Bengaluru, India
loacation India, Bengalu..........India

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!   Join NVIDIA, where we push the boundaries of what's possible! As a DFT Implementation Engineer, you will be part of a team that is at the forefront of innovation in AI and accelerated computing. This role offers you the chance to contribute to groundbreaking projects while collaborating with some highly skilled professionals in the industry. Based in Bangalore, Karnataka, you will play a crucial role in ensuring the flawless execution of our dynamic projects. If you're ambitious and passionate about making an impact, this is the perfect opportunity for you!   What you’ll be doing: Implement and integrate scan insertion and scan compression at gate/RTL level. Support Scan ATPG, pattern validation, and silicon bring-up of scan-related DFT features. Perform gate-level verification, debug DFT/scan issues, and support ECOs. Develop and improve DFX/DFT methodologies for next-generation designs. Work closely with CAD and external CAD venders in developing next DFX architectures in nvidia chips Collaborate with design, verification, and physical design teams to ensure DFX readiness.   What we need to see: BSEE/MSEE or equivalent experience. 2+ years of experience in DFT/DFX implementation. Strong knowledge of ASIC design flow, static timing analysis, and ECO handling. Hands-on experience with gate-level simulation and verification. Solid understanding of Scan ATPG, scan compression, and memory test concepts. Familiarity with JTAG (IEEE 1149.1) and related DFT standards. Proficiency in HDL and scripting languages. Strong analytical, debugging, and communication skills. #LI-Hybrid

Other Ai Matches

Enterprise Account Manager, Robotics Applicants are expected to have a solid experience in handling Robotics related tasks
Power Methodology and Modeling Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Manager, Graphics Tools Engineering Applicants are expected to have a solid experience in handling Graphics Tools Engineering related tasks
Sales Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Bringup Engineer, Speed Applicants are expected to have a solid experience in handling Speed related tasks
Technical Marketing Manager, Memory Technology Applicants are expected to have a solid experience in handling Memory Technology related tasks
Senior System Level Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Diagnostics Software Infrastructure Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior GPU Compiler Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Solutions Architect, Infiniband and Networking Ethernet - NVIS Applicants are expected to have a solid experience in handling Infiniband and Networking Ethernet - NVIS related tasks
ASIC Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Systems Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software QA Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Storage Kernel Software Engineer, Linux - DGX Cloud Applicants are expected to have a solid experience in handling Linux - DGX Cloud related tasks
Senior System Software Engineer for Tegra - Memory SW Applicants are expected to have a solid experience in handling Job related tasks
Senior Architect- Molecular Dynamics Applicants are expected to have a solid experience in handling Job related tasks
Senior DevOps Architect Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Backend Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software QA and Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineering Intern, Test Development - 2026 Applicants are expected to have a solid experience in handling Test Development - 2026 related tasks
remote-jobserver Remote
Senior Product Manager, CUDA-X Scientific Computing Libraries Applicants are expected to have a solid experience in handling CUDA-X Scientific Computing Libraries related tasks
ASIC Clocks Design Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
System Design Validation Engineer - Production Applicants are expected to have a solid experience in handling Job related tasks