Senior Physical Design Methodology Engineer job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: Job Senior Physical Design Methodology Engineer position at NVIDIA


DatePosted 24 Days Ago bot
NVIDIA Senior Physical Design Methodology Engineer
Experience: Highly Experienced
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer to solve challenging problems for the next generation technology and next generation high speed AI chips. Ideal candidate has in-depth understanding of Device Physics, Interconnect physics, hierarchical floorplanning, Place and route concepts. Come and take a part in crafting our groundbreaking and innovating chips, enjoy working in a meaningful, growing and professional environment where you make a significant impact in a technology-focused company. What you'll be doing: Developing physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes developing unique and creative solutions to the state of the art physical design problems that are needed for NVIDIA chips. Participate in developing flow and tool methodologies for chip floorplan, power and clock distribution, chip assembly and P&R, timing analysis and closure, power and noise analysis and back-end verification across multiple projects. What we need to see: MS in Electrical or Computer Engineering (or equivalent experience) Minimum 5 years experience in Physical Design Engineering Familiar with aspects of chip design including Floor planning, Clock and Power distribution, Place and Route, Integration and Verification. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Familiar with various process related design issues including Design for Yield and Manufacturability, EM and IR closure and thermal management. You'll need to have expertise and in-depth knowledge of industry standard EDA tools. Proficiency in programming and scripting languages, such as, Perl, Python, and C++. NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until February 9, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

remote-jobserver Remote
Senior Power System Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, Robotics - Isaac Lab Applicants are expected to have a solid experience in handling Robotics - Isaac Lab related tasks
GPU Computing Engineer - Autonomous Driving Applicants are expected to have a solid experience in handling Job related tasks
AI Scientist, Agentic AI for Science - PhD New College Grad 2026 Applicants are expected to have a solid experience in handling Agentic AI for Science - PhD New College Grad 2026 related tasks
Developer Relations Manager, Inception Program Startups Applicants are expected to have a solid experience in handling Inception Program Startups related tasks
remote-jobserver Remote
Senior Software Developer, AI Networking Applicants are expected to have a solid experience in handling AI Networking related tasks
Developer Relations Manager, CAE Higher Education and Research Applicants are expected to have a solid experience in handling CAE Higher Education and Research related tasks
Enterprise Customer Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Research Scientist, Quantum Computing and AI - New College Grad 2026 Applicants are expected to have a solid experience in handling Quantum Computing and AI - New College Grad 2026 related tasks
Senior NPI Infrastructures Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Program Manager, System LPU Applicants are expected to have a solid experience in handling System LPU related tasks
Senior Resiliency and Safety Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Firmware Design Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Senior Software Engineer -Scanner Automation Applicants are expected to have a solid experience in handling Job related tasks
DPU Test Dev Engineering Intern, Networking - 2026 Applicants are expected to have a solid experience in handling Networking - 2026 related tasks
Senior Solution Architect - Manufacturing Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Account Manager – RTX Raytheon Applicants are expected to have a solid experience in handling Job related tasks
Senior Developer Technology Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Solution Architect - OEM Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Electronic Design Automation Intern - 2026 Applicants are expected to have a solid experience in handling Job related tasks