Circuit Silicon Correlation DFT Engineer job opportunity at NVIDIA.



DatePosted 21 Days Ago bot
NVIDIA Circuit Silicon Correlation DFT Engineer
Experience: 3-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation India, Bengaluru, India
loacation India, Bengalu..........India

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work , to amplify human imagination and intelligence. Make the choice to join us today. What will you be doing: Participate in ground breaking Processor design and debug in deep submicron technologies. Work in a multi functional team passionate about Silicon characterization and correlation to pre-Silicon Performance and Power models. Responsible for generating ATPG patterns for Silicon speed path debug. RTL and gate level verification for ATPG, non-ATPG patterns.   Correlating diagnosis result to map to real design failures. Root cause the same feed learnings to   pre-silicon design sign off parameters. RAM correlation by studying RAM circuit failure mechanisms and understanding their limits on silicon Bring in more circuit understanding into the RAM testing methods across RAM types, chips and processes and improve correlation in the long run Develop new methodologies using DFT infrastructure to analyze components of mis-correlation in logic and in/around RAM. What we need to see: BSEE required/MS preferred in Electrical or Electronics Engineering with 3+ years experience; Prior leadership experience a certain plus. Good understanding of Design-for-test(DFT) and logic design is required. Must possess a solid understanding of DFT including scan, BIST, on-chip scan compression, fault models, ATPG, and fault simulation. Must have some experience in bringing up RTL/gate level simulation, writing testcase and debugging it.   Basics of circuits and RAM functionality/architecture will be helpful. Experience in VLSI simulation tools like VCS etc Experience with pattern generation using tools such as tessent. Proficiency in scripting language, such as, Python, Perl, Tcl, Make and automation methods/algorithms would be good. Prior experience in STA and basic understanding of circuit concepts will help in the role. Post-Silicon data gathering experience is a plus. NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative, autonomous and love a challenge, we want to hear from you. #LI-Hybrid

Other Ai Matches

remote-jobserver Remote
Senior Power System Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, Robotics - Isaac Lab Applicants are expected to have a solid experience in handling Robotics - Isaac Lab related tasks
GPU Computing Engineer - Autonomous Driving Applicants are expected to have a solid experience in handling Job related tasks
AI Scientist, Agentic AI for Science - PhD New College Grad 2026 Applicants are expected to have a solid experience in handling Agentic AI for Science - PhD New College Grad 2026 related tasks
Developer Relations Manager, Inception Program Startups Applicants are expected to have a solid experience in handling Inception Program Startups related tasks
remote-jobserver Remote
Senior Software Developer, AI Networking Applicants are expected to have a solid experience in handling AI Networking related tasks
Developer Relations Manager, CAE Higher Education and Research Applicants are expected to have a solid experience in handling CAE Higher Education and Research related tasks
Enterprise Customer Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Research Scientist, Quantum Computing and AI - New College Grad 2026 Applicants are expected to have a solid experience in handling Quantum Computing and AI - New College Grad 2026 related tasks
Senior NPI Infrastructures Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Program Manager, System LPU Applicants are expected to have a solid experience in handling System LPU related tasks
Senior Resiliency and Safety Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Firmware Design Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Senior Software Engineer -Scanner Automation Applicants are expected to have a solid experience in handling Job related tasks
DPU Test Dev Engineering Intern, Networking - 2026 Applicants are expected to have a solid experience in handling Networking - 2026 related tasks
Senior Solution Architect - Manufacturing Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Account Manager – RTX Raytheon Applicants are expected to have a solid experience in handling Job related tasks
Senior Developer Technology Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Solution Architect - OEM Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Electronic Design Automation Intern - 2026 Applicants are expected to have a solid experience in handling Job related tasks