ASIC Design Engineer, Clocks job opportunity at NVIDIA.

Home Jobs In China Tag: Clocks ASIC Design Engineer, Clocks position at NVIDIA


DatePosted 19 Days Ago bot
NVIDIA ASIC Design Engineer, Clocks
Experience: 2-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Clocks

Copy Link Report
degreeGeneral
loacation China, Shanghai, China
loacation China, Shangha..........China

The NVIDIA GPU clocks group is looking for an excellent Senior ASIC Design Engineer to join the team. The Team is responsible for crafting all aspects of GPU clocking. We collaborate with the frontend design team to understand the clocking requirements for the chip, and work with backend teams to understand the physical restrictions. The GPU clocks group architects, designs and validates the clocks RTL. The complexity of clocks RTL has increased many fold to support our features that power our product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. What you’ll be doing: As a Clocks team member, you will collaborate with other architects, ASIC designers and verification engineers to design high frequency and low power clocks. You should be able to engage with multiple teams and design the GPU clocks to satisfy all the architectural constraints. You will need to run and enhance some in-house flow to guarantee the good quality of clocks RTL and netlist, drive the issues to close. Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl/Python to improve the productivity of the above teams. Collaborate with software and silicon solution team to debug GPU clock silicon bugs in our new products. What we need to see : BS or (MS preferred) in EE or equivalent experience. 2+ years of meaningful work experience. Your ability to thrive in a dynamically changing environment. Validated experience in RTL design (Verilog), verification and logic synthesis. Your strong coding skills in Perl or Python or other industry-standard scripting languages. Deep understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus. Good understanding of backend flows and requirements is a plus. DFT knowledge is a plus. Experience in implementing on-chip clocking networks is desirable. Excellent analytical and problem-solving skills. Fluent English (both written and spoken) and excellent communication skills. Good team work spirit, easy to cooperate with team members.

Other Ai Matches

Senior Digital Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Formal Verification Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
System Software Engineer, Tegra SoC Products Applicants are expected to have a solid experience in handling Tegra SoC Products related tasks
Senior Software Engineer, Profiling Services Applicants are expected to have a solid experience in handling Profiling Services related tasks
Senior Circuit Design Engineer - Noise Applicants are expected to have a solid experience in handling Job related tasks
Business Development Leader – Cloud Partner Strategy and Enablement Applicants are expected to have a solid experience in handling Job related tasks
Developer Relations Manager, Inception Program Startups Applicants are expected to have a solid experience in handling Inception Program Startups related tasks
Senior Silicon and System Product Lead Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Software Engineer Aerial Platform Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Inception Community Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Solutions Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Architect, Humanoid Robotics Applicants are expected to have a solid experience in handling Humanoid Robotics related tasks
ASIC Design Verification Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Server Factory Planner Applicants are expected to have a solid experience in handling Job related tasks
Manager, Large Language Model Inference Applicants are expected to have a solid experience in handling Large Language Model Inference related tasks
Solutions Architect, Generative AI Applicants are expected to have a solid experience in handling Generative AI related tasks
Photonic Design Engineer Intern - Summer 2026 Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Program Manager – VLSI Applicants are expected to have a solid experience in handling Job related tasks
Manager, Hardware Offensive Security - Silicon Architecture Applicants are expected to have a solid experience in handling Hardware Offensive Security - Silicon Architecture related tasks
Datacenter GPU Power Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior AI and ML HPC Cluster Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Software Engineer - Secure Cryptographic Services Applicants are expected to have a solid experience in handling Job related tasks