Senior Custom SOC IP Verification Engineer job opportunity at NVIDIA.



DatePosted 15 Days Ago bot
NVIDIA Senior Custom SOC IP Verification Engineer
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation China, Shanghai, China
loacation China, Shangha..........China

NVIDIA NVLink ™   Fusion   delivers industry-leading AI scale-up and scale-out performance with   NVIDIA   technology plus semi-custom ASICs or CPUs . NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer  to verify the next generation NVLink Fusion semi-custom silicon. We are looking for special individuals with passion and desire to deliver innovative products. If you are a motivated individual that understands how complex SOC and IPs are built, and understand various development cycles, this is your place to be. What you'll be doing: Responsible for ASIC design verification for various IPs at IP and SOC levels Responsible for reference model development and integration  Participate in IP/SOC architecture, micro-architecture reviews, interface with Architecture, SW/FW, Design, and Modeling to work out comprehensive first-time right verification plans Contribute to the innovative verification methodology development, functional and code coverage closure. Work on the complex TB creation, direct/random tests and drive the function and coverage to closure. Contribute to the development of silicon and platform verification strategy and methodology Triage the fail on SOC level with SOCV/EMU/SW team Collaborate with IP development teams, and participate in, and support soft and hard IP identification, selection, and IP licensing What we need to see: Clear understanding of complexities involved with various design verification tools, including Synopsys VCS or Cadence Xcelium Simulator, Verdi, JasperGold or VC Formal Track record of first-pass success in ASIC Development B.S. or M.S. degree in Computer Engineering or Electrical Engineering Experience working across multiple projects and adjusting priorities in partnership with stakeholders 5+ years of experience owning processing ASIC, IP or SoC design verification Experience managing and delivering complex mixed language UVM and C++ testbenches Ability to interpret functional specs and creating comprehensive test plans Ability to write directed and constraint random test to achieve coverage-driven verification closure Strong programming skills in C++/SystemC. Familiar with the GDB debugging. Experience developing tools and infrastructure using Perl or Python Ways to stand out from the crowd: Hands-on experience with AMBA protocols such as AXI, ACE, CHI, etc. Hands-on experience with complex subsystems in new technologies like ARM CPU complex, LPDDR, HBM, GPU’s, UCIE, PCIE or Network on chip and with performance verification

Other Ai Matches

Senior Software Engineer, Networking Applicants are expected to have a solid experience in handling Networking related tasks
Senior Memory Post Silicon Qualification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Systems Architect – Agentic AI Applicants are expected to have a solid experience in handling Job related tasks
Graphics Architect, Hardware - New College Grad 2026 Applicants are expected to have a solid experience in handling Hardware - New College Grad 2026 related tasks
Architect, AI Solutions Engineering Applicants are expected to have a solid experience in handling AI Solutions Engineering related tasks
Pricing Operation Specialist Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Methodology Architect, VLSI Physical Design Applicants are expected to have a solid experience in handling VLSI Physical Design related tasks
Senior Internal Auditor Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer - Power Management Applicants are expected to have a solid experience in handling Job related tasks
Manager, Firmware Applicants are expected to have a solid experience in handling Firmware related tasks
Senior CUDA Test Development Software Engineer, SDET Applicants are expected to have a solid experience in handling SDET related tasks
Senior Manager, Engineering - Enterprise AI and Automation Applicants are expected to have a solid experience in handling Engineering - Enterprise AI and Automation related tasks
Senior System Software Engineer, SOC Applicants are expected to have a solid experience in handling SOC related tasks
Senior Systems Software Engineer - GPU Diagnostics Applicants are expected to have a solid experience in handling Job related tasks
Software Application Engineer – SoC Platform Applicants are expected to have a solid experience in handling Job related tasks
Senior Public Relations Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior GPU Architect Applicants are expected to have a solid experience in handling Job related tasks
PCB Design Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Developer Technology Engineer - AI Applicants are expected to have a solid experience in handling Job related tasks
Developer Relations Manager, Capital Markets Applicants are expected to have a solid experience in handling Capital Markets related tasks
GPU PCIe and Boot Architect - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Implementation Methodology Engineer - GPU Applicants are expected to have a solid experience in handling Job related tasks
Power Architect - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks