ASIC Design Engineer, BOOT, Functional Safety and Power Management job opportunity at NVIDIA.

Home Jobs In India Tag: BOOT, Functional Safety and Power Management ASIC Design Engineer, BOOT, Functional Safety and Power Management position at NVIDIA


DatePosted 8 Days Ago bot
NVIDIA ASIC Design Engineer, BOOT, Functional Safety and Power Management
Experience: Highly Experienced
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

BOOT, Functional Safety and Power Management

Copy Link Report
degreeGeneral
loacation India, Bengaluru, India
loacation India, Bengalu..........India

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. We are now looking for RTL Design engineers for our BOOT, Functional Safety and Power management Subsystem Design deployed in Automotive and Client chips. As one of the primary designers, you will be responsible for implementing independent BOOT, functional safety and overall power management architecture of next generation chips. One should possess strong digital design and verification fundamentals. What you'll be doing: As a designer, be responsible for making architectural trade-offs based on feature/performance/power requirements, analyze system implications, come up with the micro-architecture, implement RTL, drive the verification, close timing, and support silicon validation. During the course of a project you would end up driving the following aspects of design for your unit: Own micro-architecture and RTL development of design modules Micro-architect features to meet performance, power and area requirements Work with HW architects to define critical features Work with verification teams to verify the correctness of implemented features Partner with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable. What we need to see: You should be BTech/MTech with 2+ years of experience having a proven track record in crafting complex Units and CPU/micro-controller based Sub-systems Knowledge of security standards, protocols and system security architectures of modern SOC's would be a significant plus Excellent influencing skills resulting in collaboration with cross-cultural, multi geography and matrixed teams Good debugging, analytical and problem solving skills Great interpersonal skills and ability to work as an excellent teammate We have some of the most brilliant and talented people in the world working for us. If you're creative and independent, with a genuine real passion for technology and improving the state of art, we want to hear from you! Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. #LI-Hybrid

Other Ai Matches

Senior C++ Software Engineer - Chip Design Tools Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, AI Resiliency Applicants are expected to have a solid experience in handling AI Resiliency related tasks
remote-jobserver Remote
Senior Solutions Architect, AdTech and Media Applicants are expected to have a solid experience in handling AdTech and Media related tasks
System Debug Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
Full-stack Software Engineer – Web Infrastructure Applicants are expected to have a solid experience in handling Job related tasks
Principal Storage Kernel Software Engineer, Linux - DGX Cloud Applicants are expected to have a solid experience in handling Linux - DGX Cloud related tasks
Senior Accelerated Computing GPU Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Systems Engineer, Artificial Intelligence Operations Applicants are expected to have a solid experience in handling Artificial Intelligence Operations related tasks
Senior Software Engineer, Profiling Services Applicants are expected to have a solid experience in handling Profiling Services related tasks
Senior System Architect  Applicants are expected to have a solid experience in handling Job related tasks
Senior 3D Modeler and Asset Prep Artist Applicants are expected to have a solid experience in handling Job related tasks
Senior Full-Stack Software Engineer - VLSI Tools Applicants are expected to have a solid experience in handling Job related tasks
Senior Product Marketing Manager, CUDA-X Libraries Applicants are expected to have a solid experience in handling CUDA-X Libraries related tasks
Physical Design Backend Engineer Applicants are expected to have a solid experience in handling Job related tasks
Developer Relations Manager, CAE Higher Education and Research Applicants are expected to have a solid experience in handling CAE Higher Education and Research related tasks
Senior PCB Design Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior GPU Power Architect Applicants are expected to have a solid experience in handling Job related tasks
Cluster Deployment Operations Engineer - NVIS Applicants are expected to have a solid experience in handling Job related tasks
Lead Speed and Reliability Engineer - DFP Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Backend Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior AI Software Development Engineer, TensorRT-LLM Applicants are expected to have a solid experience in handling TensorRT-LLM related tasks