Senior Post-Silicon Validation and Methodology Engineer job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: Job Senior Post-Silicon Validation and Methodology Engineer position at NVIDIA


DatePosted 6 Days Ago bot
NVIDIA Senior Post-Silicon Validation and Methodology Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

Join NVIDIA, a trailblazer at the forefront of graphics and artificial intelligence performance, efficiency, and innovation. From our roots as a groundbreaking graphic company, we have evolved into a global leader in artificial intelligence, continuously pushing the boundaries to tackle complex challenges across diverse industries. NVIDIA Silicon Solutions Group is seeking a versatile engineer to be part of the HW ArchDev team. The SSG team is uniquely positioned to have an end-to-end view of the product development cycle - from early arch definition through bringup to product release. Our ArchDev arm is a hub for all silicon and system-level feature development, tradeoff analysis, system integration solutions, and system POR alignment. What you will be doing: Involvement in the latest power management and clocking feature developments with multi-functional teams to define design requirements for supporting validation, qualification, productization, and debug needs. Develop bringup, validation, qualification, tuning, and productization plans. Build supporting tools/script/infrastructure with relevant stakeholder teams. Lead post-silicon bringup and support debug activities. Continuously optimize validation and productization processes and methodologies to improve overall quality and efficiency. What we need to see: BS or MS in Electrical/Computer Engineering or equivalent experience. 8+ years in silicon bringup, validation, debug, productization, or equivalent. Strong fundamentals in digital design, system and microarchitecture, timing, clocking, power, noise, and control systems; Deep understanding of SW/firmware and HW/SW interaction. Experience with memory and IO interfaces is a plus. Hands-on lab experience (oscilloscopes, multimeters, logic analyzers) is preferred. Basic programming and scripting skills such as C/C++, Python, and Perl. Excellent problem-solving, teamwork, and interpersonal skills. Our team is at the forefront of innovation in silicon solutions, contributing to the development of groundbreaking technologies. We offer a dynamic work environment where your contributions will directly impact the company's success. Join us to advance your career in a role where you can truly make a difference. With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our exclusive engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you! #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until February 27, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Senior C++ Software Engineer - Chip Design Tools Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, AI Resiliency Applicants are expected to have a solid experience in handling AI Resiliency related tasks
remote-jobserver Remote
Senior Solutions Architect, AdTech and Media Applicants are expected to have a solid experience in handling AdTech and Media related tasks
System Debug Lead Engineer Applicants are expected to have a solid experience in handling Job related tasks
Full-stack Software Engineer – Web Infrastructure Applicants are expected to have a solid experience in handling Job related tasks
Principal Storage Kernel Software Engineer, Linux - DGX Cloud Applicants are expected to have a solid experience in handling Linux - DGX Cloud related tasks
Senior Accelerated Computing GPU Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Systems Engineer, Artificial Intelligence Operations Applicants are expected to have a solid experience in handling Artificial Intelligence Operations related tasks
Senior Software Engineer, Profiling Services Applicants are expected to have a solid experience in handling Profiling Services related tasks
Senior System Architect  Applicants are expected to have a solid experience in handling Job related tasks
Senior 3D Modeler and Asset Prep Artist Applicants are expected to have a solid experience in handling Job related tasks
Senior Full-Stack Software Engineer - VLSI Tools Applicants are expected to have a solid experience in handling Job related tasks
Senior Product Marketing Manager, CUDA-X Libraries Applicants are expected to have a solid experience in handling CUDA-X Libraries related tasks
Physical Design Backend Engineer Applicants are expected to have a solid experience in handling Job related tasks
Developer Relations Manager, CAE Higher Education and Research Applicants are expected to have a solid experience in handling CAE Higher Education and Research related tasks
Senior PCB Design Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior GPU Power Architect Applicants are expected to have a solid experience in handling Job related tasks
Cluster Deployment Operations Engineer - NVIS Applicants are expected to have a solid experience in handling Job related tasks
Lead Speed and Reliability Engineer - DFP Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Backend Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior AI Software Development Engineer, TensorRT-LLM Applicants are expected to have a solid experience in handling TensorRT-LLM related tasks