Senior Logic Design Verification Engineer job opportunity at Intel.

Home Jobs In Malaysia Tag: Job Senior Logic Design Verification Engineer position at Intel


DateMore Than 30 Days Ago bot
Intel Senior Logic Design Verification Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Malaysia, Penang, Malaysia
loacation Malaysia, Pena..........Malaysia

Job Details: Job Description:  The world is transforming - and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth. We're inviting dynamic and imaginative technocrats to take part in creating it. The Power Management Controller IP (PMC) is responsible for managing the system boot and power for client and server chipsets. • As a member of the PMC Logic Design Verification team, you will work closely with IP architects to define and develop verification testbench and building RTL models for verification. • You will be validating and verifying the functionality of new architectural features of next generation designs by developing testplan, tests content or test tools. • You will be finding and implementing corrective measures for failing RTL tests, analyzes and uses results to modify testing. • Your influence will cross-organizational boundaries with our manufacturing and validation partners. • Your expertise will grow as you debug and resolve issues on system platforms using software and RTL simulation tools. Qualifications: • Possess a Bachelor's, a Master's degree or a Ph.D. in Electronics Engineering, Computer Engineering, or equivalent with relevant experience in IP/SoC design or verification development. • At least 8 years of relevant working experience in design verification with UVM and System Verilog. • Familiarize with UVM Verification Components and Bus-functional Models (BFM) and building Testbench from ground up. • Strong in UVM application eg UVM Virtual Sequencer, Factory and Formal Property will be advantage. • Communicates well with good influencing skills. • Strong in analysis, debugging skills, and creative in problem solving. • Motivated, Self-driven and Independent. Relevant Qualifications: • Working in Assembly language, embedded firmware, real-time operating system RTOS, BIOS, and HW/SW interactions. Working experience with ACPI spec, power management. • Hardware-Firmware co-validation development and debugging environments. • Familiar with Linux, industry scripting languages (Python, Perl), and simulation tools. • Behavioral traits including, but not limited to, strong written and verbal communication skills, tolerance of ambiguity, problem solving, teamwork, attention to detail, commitment to task, quality focus and Knowledge of Agile.            Job Type: Experienced Hire Shift: Shift 1 (Malaysia) Primary Location:  Malaysia, Penang Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Data Scientist Applicants are expected to have a solid experience in handling Job related tasks
Q1 2026 Intel Vietnam Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
APTD Manufacturing Technician Shift 6 Applicants are expected to have a solid experience in handling Job related tasks
GPU Software Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Maintenance Lab Technician Applicants are expected to have a solid experience in handling Job related tasks
Low Level Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Security Analyst Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Group Counsel, Datacenter and AI Legal Applicants are expected to have a solid experience in handling Datacenter and AI Legal related tasks
Software Engineering Undergraduate Intern Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Process Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Head of China Government Affairs Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging Customer Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Verification Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Executive Compensation Analyst Applicants are expected to have a solid experience in handling Job related tasks
Information Security System Officer (ISSO) Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer Within Test Engineering Department Applicants are expected to have a solid experience in handling Job related tasks
Senior Logic Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
IP Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC FV Functional Validation Intern Applicants are expected to have a solid experience in handling Job related tasks
Server Platform Validation Architect Applicants are expected to have a solid experience in handling Job related tasks