DFT RTL Design and Integration Engineer job opportunity at Intel.

Home Jobs In Israel Tag: Job DFT RTL Design and Integration Engineer position at Intel


DateMore Than 30 Days Ago bot
Intel DFT RTL Design and Integration Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Israel, Petah-Tikva, Israel
loacation Israel, Petah-..........Israel

Job Details: Job Description:  Develop the logic design, Register Transfer Level (RTL) coding, simulation, and provide DFT timing closure support. Define and Implement SoC main debug Fabrics - TAP and Scan. Develop automatic tools to expedite and improve design and integration. Closely work with Architecture and uArch, Silicon and Manufacturing teams to define new features and improve DFT capabilities - Power, Performance, Test Time, coverage and more. Define validation activities and work with validation owners to increase coverage and design quality. Define IPs DFT requirements to meet SoC needed quality, support IPs integration and validation. Develop HVM ready content, enable it on Pre Si ENV as well as on real Silicon. Dirve Coverage improvement, DPM reduction and faster Content enabling on Silicon. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Bachelor’s degree in Electrical Engineering, or related field. 5+ years of experience in Design-for-Test (DFT) methodologies. 2+ years of hands-on experience with Scan insertion and related flows. Proficiency in working in Linux environments.              Job Type: Experienced Hire Shift: Shift 1 (Israel) Primary Location:  Israel, Petah-Tikva Additional Locations: Israel, Haifa Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
System Modeling and Specification Definition Student Applicants are expected to have a solid experience in handling Job related tasks
Director-Foundry Business Development Applicants are expected to have a solid experience in handling Job related tasks
SOC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
High-Speed I/O PHY Architect Applicants are expected to have a solid experience in handling Job related tasks
Lead DFT Design Engineer. Applicants are expected to have a solid experience in handling Job related tasks
Optical Sub-System Architect – Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Equipment Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Group Counsel, Datacenter and AI Legal Applicants are expected to have a solid experience in handling Datacenter and AI Legal related tasks
WiFi System Integration Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Memory Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Platform Validation Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Post Silicon DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Site Operations Specialist Applicants are expected to have a solid experience in handling Job related tasks
Foundry Technology Manufacturing - Senior Process Engineer - Dry Etch (Oregon or Arizona) Applicants are expected to have a solid experience in handling Job related tasks