CPU Core Logic Designer job opportunity at Intel.

Home Jobs In United States Of America Tag: Job CPU Core Logic Designer position at Intel


DateMore Than 30 Days Ago bot
Intel CPU Core Logic Designer
Experience: 6-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, California, Folsom, United States Of America
loacation US, California..........United States Of America

Job Details: Job Description:  Silicon Engineering Group (SiG) plays a critical role in Intel's mission to create world-changing technology. Our engineers work on next-generation processor architectures that define the future of computing, from mobile devices to high-performance computing systems. We're pushing the boundaries of what's possible in silicon design while maintaining Intel's leadership in semiconductor innovation. We are actively seeking a talented CPU Core Logic Designer to join our dynamic team. This role offers the opportunity to work on cutting-edge processor designs that will shape the future of computing technology. This role’s responsibilities include but are not limited to: Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition of architecture and microarchitecture features of the CPU being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Documents micro architectural specs (MAS) of the CPU features being designed. Supports SoC customers to ensure high quality integration of the CPU block. Qualifications: You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Minimum Qualifications: Bachelor's degree in Electrical/Computer Engineering or Computer Science or related field and 6+ years of experience – OR – a Master's degree in Electrical/Computer Engineering or Computer Science or related field and 4+ years of experience. 4+ years combined experience in: System Verilog/Verilog/VHDL and/or VCS or similar Simulator Logic design and/or front end. Computer architecture and microarchitecture. Preferred Qualifications: 4+ years of experience with: Software/programming languages (i.e. C, C++, C#, Visual Basic/.NET. Perl, Python, Java, etc.). Modern energy-efficient/low-power logic design techniques, including those specifically applicable to high frequency optimization. Knowledge of Intel Architecture ISA and system architecture, including x86 assembly language. Experience with high speed circuit design and optimization for Datapath, circuits and/or arrays. Familiarity with circuit planning and timing convergence. Experience working with cross functional teams (Architecture, Spec development, Design, Formal, Verification).            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, California, Folsom Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

AI Deployment Lead Applicants are expected to have a solid experience in handling Job related tasks
CPU-SoC Mask Layout Designer Applicants are expected to have a solid experience in handling Job related tasks
Contract Business Analyst - International Trade & SAP Applicants are expected to have a solid experience in handling Job related tasks
Electrical Validation Engineering Grad Intern Applicants are expected to have a solid experience in handling Job related tasks
Memory System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Physical Design Engineer Lead Applicants are expected to have a solid experience in handling Job related tasks
Deep Learning Hardware Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
CMP Commodity Manager Applicants are expected to have a solid experience in handling Job related tasks
Business Strategist – Media & Entertainment Applicants are expected to have a solid experience in handling Job related tasks
E-Core CPU Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Expert - Manufacturing Integration Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Data Center Pre-Si FPGA Development Intern Applicants are expected to have a solid experience in handling Job related tasks
IT Infrastructure DevOps and SW Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Engineering Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
FVCTO - Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Formal Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Central Long Range Capacity Planning Sr. Analyst (Intel Foundry) Applicants are expected to have a solid experience in handling Job related tasks