Platform Debug Engineer- Intern job opportunity at Intel.

Home Jobs In Taiwan Tag: Job Platform Debug Engineer- Intern position at Intel


DateMore Than 30 Days Ago bot
Intel Platform Debug Engineer- Intern
Experience: General
Pattern: part-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Taiwan, Taipei, Taiwan
loacation Taiwan, Taipei....Taiwan

Job Details: Job Description:  Contributes to the functional, power and performance, and/or electrical validation of silicon products. Supports debugging, performance analysis, and validation coverage to ensure product readiness and quality. May assist in test automation, data analysis for validation metrics, and the development and implementation of validation infrastructure and test environment used in validation testing. As an intern, learns and applies knowledge, builds skills, and explores future career opportunities through hands-on experience and projects that support Intel business goals in a collaborative environment. Qualifications: Minimum Qualifications: Master/ PhD in Electrical and Electronic, Computer Science, Computer Engineering, Software Engineering or any related background Familiar with programming languages in mainly Python, C or C++ IA based PC knowledge Preferred Qualifications: Experienced in AI applications and vibe coding.            Job Type: Student / Intern Shift: Shift 1 (Taiwan) Primary Location:  Taiwan, Taipei Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Sr. EDA Tools Engineer - ESD Applicants are expected to have a solid experience in handling Job related tasks
Linux Kernel Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI/GPU SoC Lead Applicants are expected to have a solid experience in handling Job related tasks
CPU Circuit Design Lead Applicants are expected to have a solid experience in handling Job related tasks
Soc Functional Validation Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Neuromorphic Silicon Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Technical Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
IT Infrastructure DevOps and SW Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Experienced Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Equipment Specialist Applicants are expected to have a solid experience in handling Job related tasks
SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Global Planning Analyst Applicants are expected to have a solid experience in handling Job related tasks
Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Chassis Design Verification Applicants are expected to have a solid experience in handling Chassis Design Verification related tasks
AI Software Architect – Neuromorphic Computing Applicants are expected to have a solid experience in handling Job related tasks
DFT Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Finance System Analyst Applicants are expected to have a solid experience in handling Job related tasks
Automation Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Pre Silicon Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks