Chassis Component IP Lead job opportunity at Intel.

Home Jobs In India Tag: Job Chassis Component IP Lead position at Intel


DateMore Than 30 Days Ago bot
Intel Chassis Component IP Lead
Experience: 12-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Intel is seeking an experienced Chassis Component IP lead for the Intel Chassis Group, which is chartered to deliver the chassis for SoCs within Intel. The role involves technically leading and managing a team designing component IPs which can be used to build a network-on-chip for SoCs. Component IPs include protocol conversion bridges, debug/trace components, and clock and power controls. The ideal candidate will have a deep background in designing protocol conversion bridges for control and data planes that translate standard protocols such as AMBA/CXL etc to a custom transport protocol developed for the chassis, while also accounting for other functions such as QoS, Access Control, Flow Control, RAS, Error Handling and Hashing. Qualifications: *Minimum Qualifications: • Bachelor's/Master's degree in Science, Electrical Engineering or equivalent with 12+ years of experience in state-of-the-art SOC and/or IP design *Preferred Qualifications and "In addition to the qualifications a successful candidate will demonstrate” • 7+ years' experience in design of protocol conversion bridges for AMBA/PCIe/CXL protocols with QoS, flow control, access control, hashing and error handling features • Expertise in Verilog/System Verilog, Lint/CDC/RDC • Expertise in AMBA (CHI, AXI, AHB, APB), Core sight and PCIe/CXL protocols • Deep understanding of coherency concepts• Knowledge of DVFS and UPF • Experience in analyzing power, performance and area trade-offs in designs • Experience in working with architecture and verification teams • Ability to work with physical design to understand timing limitations and optimize component design based on these requirements • Experience In designing IP in leading edge TSMC and or Intel nodes • Experience in designing debug/trace components • Experience in designing clock/power controls • Good understanding of MMU design • Experience with Jinja-based templating in addition to the qualifications a successful candidate will demonstrate:• Communication skills• Capacity to work across large, geographically distributed engineering teams across multiple time zones.            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

CPU Core Timing and Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Functional Validation Intern Applicants are expected to have a solid experience in handling Job related tasks
CMP Commodity Manager Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Materials Program Manager Intern Applicants are expected to have a solid experience in handling Job related tasks
IP Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Linux Kernel Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director, Software Engineering Applicants are expected to have a solid experience in handling Software Engineering related tasks
Senior Design Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Senior Executive Compensation Analyst Applicants are expected to have a solid experience in handling Job related tasks
Power Analysis and Optimization Engineer Applicants are expected to have a solid experience in handling Job related tasks
Mechanical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Post-silicon Validation and Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Layout Designer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineering Manager – AI SoC Deployment Applicants are expected to have a solid experience in handling Job related tasks
APTD Manufacturing Technician Shift 6 Applicants are expected to have a solid experience in handling Job related tasks
Senior Analog / Mixed Signal Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Power and Performance Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Center Pre-Si FPGA Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Logistics Operations Manager Applicants are expected to have a solid experience in handling Job related tasks
GPU Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks