Chassis Foundation IP Lead job opportunity at Intel.

Home Jobs In India Tag: Job Chassis Foundation IP Lead position at Intel


DateMore Than 30 Days Ago bot
Intel Chassis Foundation IP Lead
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Intel is seeking an experienced Chassis Foundation IP lead for the Intel Chassis Group, which is chartered to deliver the chassis for multiple SoCs within Intel. The role involves technically leading and managing a team involved in microarchitecture and design of high-performance data plane and control plane routers, switches, arbiters and other networking components which will serve as key foundation IP for building the SoC chassis. The ideal candidate will have a background in network component design and microarchitecture, credit-based systems, virtual channel based QoS, coherency, and AMBA/PCIe/CXL protocols. The ideal candidate would also be experienced in network security, debug/trace and RAS. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. *Minimum Qualifications: • Bachelors/Masters degree in Science, Electrical Engineering or equivalent with 10+ years of experience in state-of-the-art SOC and/or IP design Preferred *Qualifications: • 10+ years' experience in network component design, including 7+ years in router, switch, and arbiter design. • Experience in building credit-based virtual channel-aware interconnect systems • Expertise in Verilog/System Verilog, Lint/CDC/RDC • Expertise in AMBA (CHI, AXI, AHB, APB) and PCIe/CXL protocols • Deep understanding of coherency concepts • Experience in analyzing power, performance and area trade-offs in designs • Experience in working with architecture, verification and formal verification teams • Ability to work with physical design to understand timing limitations and optimize component design based on these requirements • Experience in designing IP in leading edge TSMC and or Intel nodes • Good understanding of MMU and Cache design and various types of memory subsystems • Understanding of UCIe/UAL protocols • Experience with Jinja-based templating Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
IP Enablement Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sales Development EMEA Account Manager (m/f/d) Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Manufacturing Engineer (Contract role) Applicants are expected to have a solid experience in handling Job related tasks
Soc Functional Validation Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Security Architect Applicants are expected to have a solid experience in handling Job related tasks
SOC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
QA Cloud Application Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Analog SerDes Architect/Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cache Senior Design Engineer for the new AI Group Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer Within Test Engineering Department Applicants are expected to have a solid experience in handling Job related tasks
Software Security Researcher Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Data Process Architect/Steward Applicants are expected to have a solid experience in handling Job related tasks
Software Engineering Undergraduate Intern Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer – Execution Engineering Applicants are expected to have a solid experience in handling Job related tasks
Materials Program Manager Intern Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Foundry Business Strategist Applicants are expected to have a solid experience in handling Job related tasks
Senior Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks