Sr. Substrate Supplier Engineering and Operations Lead job opportunity at Intel.

Home Jobs In Japan Tag: Job Sr. Substrate Supplier Engineering and Operations Lead position at Intel


DateMore Than 30 Days Ago bot
Intel Sr. Substrate Supplier Engineering and Operations Lead
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Japan, Tokyo, Japan
loacation Japan, Tokyo....Japan

Job Details: Job Description:  Supports management/senior leadership to incorporate process and quality improvements in Intel's supply chain and logistics strategy. Defines material inspection methodology, conducts studies related to cost control, process control, and production yield, and implements plans and programs to optimize supply chain. Supports product long range plan development by defining next generation methodology capabilities to support Intel's supply chain roadmap. Explores and benchmarks emerging technology in the industry. Contributes to Intel's future technology definition and requirements. Highlights gaps between roadmap strategy, manufacturing capability, and market demands and recommends solutions to addresses those gaps. Tracks supply demand trends, conducts root cause analysis to find opportunities for process and quality improvements, and collaborates with supply chain leads to implement solutions. Leads supplier selections for new business in partnership with commodity managers and technical/quality partners and drives product and purchase specification content to ensure commodity performance compliance. Performs alternate sourcing risk mitigation for single sourced commodities. Establishes control standards, determines KPIs, monitors performance against targets, and drives root cause analysis for supply chain issues to arrive at solutions. Drives supplier process window validation activities on critical process modules through all stages of development. Drives supplier improvements on quality, reliability, yield, and cost. Maintains quality standards and systems, creating relevant specifications to minimize variability and subjectivity to align with operational capability requirements. Leads quality excursion management and drives failure mode analysis with suppliers. Qualifications: BS, MS, or PhD in Science or Engineering fields with minimum 8 years experiences in Semiconductor Fab, Substrates or Mother Boards or Assembly Test development or manufacturing environment is required. In-depth knowledge required in Semiconductor Fab, Substrate or Mother Boards or Assembly Test manufacturing process. Process development and optimization, manufacturing operations management, Analytical Problem Solving, Statistical Process Control (SPC). Knowledge, hand-on skills and experience in quality management, data analytics, raw materials management, cleanroom operations, foreign material control and supplier management will be a very strong added advantage. Fluent communication and articulation skills in business level English, strong presentation skills and ability to effectively communicate and interact with internally and supplier's management highly required. Strong ability to work in cross functional teams are required.            Job Type: Experienced Hire Shift: Shift 1 (Japan) Primary Location:  Japan, Tokyo Additional Locations: Business group: Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Sr. Infrastructure Engineer – Virtualization and Cloud Platforms Applicants are expected to have a solid experience in handling Job related tasks
DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
High-Speed I/O PHY Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior developer and lead for Simics VTC (Virtual Test Cards) Applicants are expected to have a solid experience in handling Job related tasks
Edge Ecosystem Enabling Specialist (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Rebate Global Process Owner Analyst Applicants are expected to have a solid experience in handling Job related tasks
Strategic Account Manager Fab Equipment Sourcing Applicants are expected to have a solid experience in handling Job related tasks
Operations Research, Engineering Analytics Intern Applicants are expected to have a solid experience in handling Engineering Analytics Intern related tasks
Lead DFT Design Engineer. Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Power Thermal Performance Validation & Optimization Engineer (Temporary Position) Applicants are expected to have a solid experience in handling Job related tasks
CPU Circuit Design Lead Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
ML Engineer, Demand and Supply Planning Applicants are expected to have a solid experience in handling Demand and Supply Planning related tasks
GPU Software Development Intern Applicants are expected to have a solid experience in handling Job related tasks
GenAI Software Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Formal Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer for VTC Simics development Applicants are expected to have a solid experience in handling Job related tasks
FVCTO - Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Central Long Range Capacity Planning Sr. Analyst (Intel Foundry) Applicants are expected to have a solid experience in handling Job related tasks
Software Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Core Logic Designer Applicants are expected to have a solid experience in handling Job related tasks