CPU Circuit Design Engineer job opportunity at Intel.

Home Jobs In United States Of America Tag: Job CPU Circuit Design Engineer position at Intel


DateMore Than 30 Days Ago bot
Intel CPU Circuit Design Engineer
Experience: 1-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, Texas, Austin, United States Of America
loacation US, Texas, Aus..........United States Of America

Job Details: Job Description:  Our team plays a key role in making all the Intel Products successful. We provide high speed custom circuit & memory compiler designs for Intel Cores on Client, Server and Networking products. This role’s responsibilities include but are not limited to: Designs, develops, and builds custom digital circuits for a CPU, including memory and caches. Designs floorplans, performs circuit design, schematic entry, simulation for CPU blocks, and verifies functionality to optimize custom circuit for CPU power, performance, area, timing, and yield goals. Creates block level DFT models, develops memory test tools, and improves and automates flows and methodologies to ensure streamlining of design. Collaborates cross functionally to report design progress and to collect, track, and resolve any performance and CPU design issues. Optimizes performance, power, and area, reduce leakage of CPU circuits, and drives characterization of individual memory instances and memory compilers. Works with CPU architecture and layout teams to design circuit for best functionality, robustness, and electrical capabilities. Qualifications: You must possess the minimum education requirements and minimum required qualifications to be initially considered for this position. Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or military experience. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Master's Degree in Electrical Engineering and/or Computer Engineering or any STEM related degree with focus on VLSI circuit Design OR Bachelor's Degree in Electrical Engineering and/or Computer Engineering or any STEM related degree with 1+ years of experience in a high-tech company in 2 or more of the following areas: Complementary MOS (CMOS) circuits design. Digital logic and optimization. Circuit design trade-offs for power, performance and area. Very Large-Scale Integration (VLSI). Low power implementation techniques. Preferred Qualifications Memory design experience.            Job Type: College Grad Shift: Shift 1 (United States of America) Primary Location:  US, Texas, Austin Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $105,650.00-172,860.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Sr. Infrastructure Engineer – Virtualization and Cloud Platforms Applicants are expected to have a solid experience in handling Job related tasks
DFT Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
High-Speed I/O PHY Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior developer and lead for Simics VTC (Virtual Test Cards) Applicants are expected to have a solid experience in handling Job related tasks
Edge Ecosystem Enabling Specialist (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Rebate Global Process Owner Analyst Applicants are expected to have a solid experience in handling Job related tasks
Strategic Account Manager Fab Equipment Sourcing Applicants are expected to have a solid experience in handling Job related tasks
Operations Research, Engineering Analytics Intern Applicants are expected to have a solid experience in handling Engineering Analytics Intern related tasks
Lead DFT Design Engineer. Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Power Thermal Performance Validation & Optimization Engineer (Temporary Position) Applicants are expected to have a solid experience in handling Job related tasks
CPU Circuit Design Lead Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
ML Engineer, Demand and Supply Planning Applicants are expected to have a solid experience in handling Demand and Supply Planning related tasks
GPU Software Development Intern Applicants are expected to have a solid experience in handling Job related tasks
GenAI Software Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Formal Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer for VTC Simics development Applicants are expected to have a solid experience in handling Job related tasks
FVCTO - Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Central Long Range Capacity Planning Sr. Analyst (Intel Foundry) Applicants are expected to have a solid experience in handling Job related tasks
Software Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Core Logic Designer Applicants are expected to have a solid experience in handling Job related tasks