Senior Performance Architect job opportunity at Intel.

Home Jobs In United States Of America Tag: Job Senior Performance Architect position at Intel


DateMore Than 30 Days Ago bot
Intel Senior Performance Architect
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, California, Santa Clara, United States Of America
loacation US, California..........United States Of America

Job Details: Job Description:  Develops end to end architecture including development of the target architecture state in silicon domain subsystem and defines the technology roadmap for the same based on hardware features, requirements, and interoperability of hardware and software throughout the product life cycle. Drives innovative technologies development for domain subsystems such as multimedia, display, camera, audio, sensing, or IO. Influences industry standards and supports ecosystem enabling and customers during architecture definition. Invents, conceptualizes, and specifies microarchitecture and architectural features for future generations or products to deliver optimized subsystems for high performance computing and extreme low power products. Develops tests, test plans, and testing infrastructure for new architectures/features for subsystems, performs functional modeling simulations, and conducts analysis of test results using advanced statistics and data predictions for benchmarking performance and determining areas for improvement. Applies knowledge of domain technologies and translates domain requirements into blueprints for business process, data, infrastructure, applications, or platforms to be configured or created. Collaborates with cross functional teams (including driver and firmware) and defines software configuration control requirement for the technology domain. As a senior engineer, recognized as a domain expert who influences and drives technical direction across Intel and industry. Develops and mentors other technical leaders, grows the community, acts as a change agent, and role models Intel values. Aligns organizational goals with technical vision, formulates technical strategy to deliver leadership solutions, and demonstrates a track record of relentless execution in bringing products and technologies to market. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Bachelor's Degree in Electrical/Computer Engineering or Computer Science with 15+ years of experience OR Master's Degree in Electrical/Computer Engineering or Computer Science with 12+ years of experience OR PhD in Electrical/Computer Engineering or Computer Science with 10+ years of experience. 15+ years of experience in in Computer architecture. 15+ years of experience in performance and power architecture, modelling, pre and post silicon analysis.   Preferred qualifications: 10+ years of experience in Datacenter performance and power architecture, modelling, pre and post silicon analysis.  Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, California, Santa Clara Additional Locations: US, Oregon, Hillsboro, US, Texas, Austin Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $256,050.00-361,480.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Senior Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Chassis Foundation IP Lead Applicants are expected to have a solid experience in handling Job related tasks
Pre Silicon Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Platform Validation Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
SoC FV Functional Validation Intern Applicants are expected to have a solid experience in handling Job related tasks
Multi-Project Wafer (MPW) Shuttle Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Retail Sales Manager Applicants are expected to have a solid experience in handling Job related tasks
High-Speed Interconnect Senior Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Foundry Device Engineer Applicants are expected to have a solid experience in handling Job related tasks
Operations Research, Engineering Analytics Intern Applicants are expected to have a solid experience in handling Engineering Analytics Intern related tasks
Design Team Leader for the New AI Group Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Neuromorphic Silicon Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior AI SW Developer Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Lead Analog SerDes Architect/Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Linux Kernel Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Yield Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Industrial Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks