Principal Engineer, Photonics Design job opportunity at Intel.

Home Jobs In United States Of America Tag: Photonics Design Principal Engineer, Photonics Design position at Intel


DateMore Than 30 Days Ago bot
Intel Principal Engineer, Photonics Design
Experience: 6-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Photonics Design

Copy Link Report
degreeOND
loacation US, California, Santa Clara, United States Of America
loacation US, California..........United States Of America

Job Details: Job Description:  Intel Integrated Photonics Solutions (IPS) is pioneering the future of silicon photonics integration and commercialization. Since introducing the world’s first hybrid silicon laser nearly a decade ago, we’ve led the industry with breakthrough technology and scalable, high-volume manufacturing. Our mission: enable next-generation data centers and AI infrastructure through transformative photonics solutions. From 400G to 1.6T+ and beyond, we’re driving unprecedented bandwidth growth, smaller form factors, and advanced packaging to meet the exponential demands of data and AI workloads. Intel Silicon Photonics is the foundation of this transformation—and you can help shape it. The Opportunity We seek an exceptional Principal Engineer to lead silicon photonics component design and drive innovation in active and passive integrated photonic devices. In this role, you will: Lead and inspire a team of world-class engineers developing next-generation optical components for data centers and emerging applications. Shape Intel’s technology roadmap by influencing product architectures and defining future photonic solutions. Drive cutting-edge design of 112Gbaud+ photonic components, including high-speed modulators, advanced detectors, phase controllers, and next-gen active/passive devices. Collaborate cross-functionally to ensure seamless integration across design, performance, reliability, yield, and certification with Intel and Intel Foundry partners. What You’ll Achieve Deliver breakthrough photonic components that redefine performance and scalability. Set technical direction for Intel’s silicon photonics strategy. Lead innovation at the intersection of photonics, packaging, and system integration Qualifications: Minimum Qualifications MS in Electrical Engineering, Physics, or related field with 12 + years of industry experience. 6+ years in silicon photonics IC development from concept to high-volume manufacturing. 8+ years designing, simulating, and testing photonic devices in industry or research. Proven track record of taking photonic devices from concept to production. Deep expertise in silicon photonics device physics and design principles. Preferred Qualifications Technical leadership experience (leading projects or teams of 3+). Experience with 100G+ high-speed photonic components. Knowledge of advanced packaging and fiber coupling. Familiarity with foundry processes (AIM Photonics, GlobalFoundries, TSMC). Publications in peer-reviewed photonics journals. Customer-facing or product development experience. Exposure to advanced materials (BTO, TFLN, III/V), microring modulators, inverse design optimization. System-level link modeling experience. Proficiency with photonic simulation tools (Lumerical, COMSOL, RSoft, or equivalent). Experience in device characterization and performance validation            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, California, Santa Clara Additional Locations: US, California, Folsom, US, Oregon, Hillsboro Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

TCAD Machine Learning Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Storage Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Engineer Applicants are expected to have a solid experience in handling Job related tasks
Materials Program Manager Intern Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director - Foundry Business Development Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Automation Software Development Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Process Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Human Resources Management Systems Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Security Architect Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Technical Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer - Chassis Foundation IP Applicants are expected to have a solid experience in handling Job related tasks
Engineer Technician Applicants are expected to have a solid experience in handling Job related tasks
Platform FW and AI application Engineer- Intern Applicants are expected to have a solid experience in handling Job related tasks
Power and Performance Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineering Manager – AI SoC Deployment Applicants are expected to have a solid experience in handling Job related tasks