GPU SOC Design Engineer job opportunity at Intel.

Home Jobs In India Tag: Job GPU SOC Design Engineer position at Intel


DatePosted 30+ Days Ago bot
Intel GPU SOC Design Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Develops the logic design, register transfer level (RTL) coding, simulation, and integrates the compute IP block for AI SoCs at the full-chip level . Participates in the definition of architecture and microarchitecture features of the block being designed. Qualifies the design through static design quality checks like lint, CDC, RDC, etc. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly across verification hierarchies, drives unit level verification, and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum qualifications: Bachelor's degree in electrical, Computer Engineering with 8+ Years relevant experience in the semiconductor industry. OR master's degree in electrical, Computer Engineering with 7+ years relevant experience in the semiconductor industry 8+ years of experience in/with: Verilog/SystemVerilog, Microarchitecture, Modern design techniques and energy-efficient/low power logic design and power analysis, Computer Architecture Preferred qualifications : Experience with SoC design and integration, including clock/reset/voltage/power-domain crossings, fabric/memory/cache/interconnect sub-systems micro-architecture and design. Experience in multiple tape-outs reaching production with first pass silicon. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research .            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Senior GPU validation Lead Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Storage Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Module Equipment Technician (Contract) Applicants are expected to have a solid experience in handling Job related tasks
AI Software Architect – Neuromorphic Computing Applicants are expected to have a solid experience in handling Job related tasks
CPU Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
IP Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Business Development Lead, Neuromorphic/Physical AI Applicants are expected to have a solid experience in handling Neuromorphic/Physical AI related tasks
CPU Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineering Manager – AI SoC Deployment Applicants are expected to have a solid experience in handling Job related tasks
Platform Validation Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer (Contract Role) Applicants are expected to have a solid experience in handling Job related tasks
Edge Ecosystem Enabling Specialist (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer - SOC Clocking Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Data Process Architect/Steward Applicants are expected to have a solid experience in handling Job related tasks
Process and Equipment Module Engineer (DIE Attach or Thermal Compress Bonding) Applicants are expected to have a solid experience in handling Job related tasks
SoC FV Functional Validation Intern Applicants are expected to have a solid experience in handling Job related tasks
Network Security Engineer- Automation Developer Applicants are expected to have a solid experience in handling Job related tasks
Data Scientist – Demand and Supply Planning Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Architect - ARM Compute Cluster and Interconnect Applicants are expected to have a solid experience in handling Job related tasks