Senior Staff Analog Circuit Design Engineer - SerDes job opportunity at Intel.

Home Jobs In Canada Tag: Job Senior Staff Analog Circuit Design Engineer - SerDes position at Intel


DatePosted 29 Days Ago bot
Intel Senior Staff Analog Circuit Design Engineer - SerDes
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Canada, Toronto, Canada
loacation Canada, Toront..........Canada

Job Details: Job Description:  Shape the Future of High-Speed Connectivity Are you passionate about pushing the boundaries of analog design? Join our elite SerDes team and help architect the next generation of high-speed interconnect solutions that power tomorrow's data centers, AI infrastructure, and communication networks. As a Senior Staff Analog Design Engineer, you'll be at the forefront of developing cutting-edge analog and mixed-signal circuits for blazing-fast 112G and 224G SerDes applications. This isn't just another engineering role – it's your opportunity to innovate, lead, and make a lasting impact on the semiconductor industry. Why This Role? Innovation at Scale : Work on industry-defining technologies that enable global connectivity Technical Excellence : Join a highly experienced team focused on breakthrough solutions Career Growth : Opportunity to mentor others while expanding your own expertise Collaborative Culture : Engage with brilliant minds across multiple disciplines   Impact : Your designs will power the infrastructure of tomorrow's digital world Ready to engineer the future of high-speed communication? Join us in creating the analog circuits that will define the next decade of connectivity. This is more than a job; it's your chance to leave a lasting mark on the semiconductor industry. We're looking for self-driven innovators who thrive in collaborative environments and are passionate about pushing the limits of what's possible in analog design. What You'll Do Design & Innovate : Design high-performance analog blocks and subsystems that define industry standards Collaborate & Lead : Work alongside world-class system architects, digital designers, and layout engineers Validate & Optimize : Drive post-silicon validation and performance optimization initiatives Mentor & Guide : Shape the next generation of analog designers while providing technical leadership Problem-Solve : Tackle complex challenges in high-speed communication systems with creative solutions Communication skills : Strong documentation abilities and collaborative mindset Qualifications: Minimum Qualifications Master's degree in electrical/Electronic Engineering or related field 5+ years of proven experience in analog/mixed-signal circuit design for high-speed SerDes Experience in one or more domains: PLL, CDR, CTLE, DFE, ADC, or Transmitter design Standards knowledge: PCIe (Gen4/Gen5) and Ethernet (100G/400G) experience Technical mastery: Core analog design principles (noise, linearity, matching, stability) Process expertise: Hands-on experience with advanced FinFET CMOS technologies Tool proficiency: Cadence Virtuoso/ADE, HSPICE, or equivalent simulation platforms Lab experience: Silicon validation, measurements, and analog circuit debugging Preferred Qualifications Ph.D. in Electrical/Electronic Engineering 7+ years of specialized SerDes analog design experience Advanced knowledge: Transmitter/receiver design, CDR loops, equalization techniques Next-gen standards: PCIe 6.0, 800G Ethernet, JESD exposure Modeling expertise: Verilog-A, MATLAB simulations, automation scripting (Python, Tcl) System understanding: Signal integrity, channel modeling, link analysis Leadership qualities: Cross-functional collaboration and technical review contributions            Job Type: Experienced Hire Shift: Shift 1 (Canada) Primary Location:  Canada, Toronto Additional Locations: Business group: Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Annual Salary Range for jobs which could be performed in Canada CAD 182,580.00-257,760.00 Salary range dependent on a number of factors including location and experience. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. Canada Accommodation: Intel is committed to a culture of accessibility.  Intel provides accommodations to applicants and employees with disabilities.  Find information and request accommodation here . * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
System Modeling and Specification Definition Student Applicants are expected to have a solid experience in handling Job related tasks
Director-Foundry Business Development Applicants are expected to have a solid experience in handling Job related tasks
SOC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
High-Speed I/O PHY Architect Applicants are expected to have a solid experience in handling Job related tasks
Lead DFT Design Engineer. Applicants are expected to have a solid experience in handling Job related tasks
Optical Sub-System Architect – Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Equipment Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Group Counsel, Datacenter and AI Legal Applicants are expected to have a solid experience in handling Datacenter and AI Legal related tasks
WiFi System Integration Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Memory Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Platform Validation Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Post Silicon DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Site Operations Specialist Applicants are expected to have a solid experience in handling Job related tasks
Foundry Technology Manufacturing - Senior Process Engineer - Dry Etch (Oregon or Arizona) Applicants are expected to have a solid experience in handling Job related tasks