CPU Core Physical Design Engineer job opportunity at Intel.

Home Jobs In United States Of America Tag: Job CPU Core Physical Design Engineer position at Intel


DatePosted 27 Days Ago bot
Intel CPU Core Physical Design Engineer
Experience: 1-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, California, Folsom, United States Of America
loacation US, California..........United States Of America

Job Details: Job Description:  Do Something Wonderful! Intel put Silicon in Silicon Valley. No one else is obsessed with engineering and has a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Who We Are The Full Chip Timing (FCT) Design Automation team plays a critical role in supporting all aspects of full chip timing integration. Our mission is to enable seamless timing closure and optimization across the entire backend flow. We develop and maintain automation environments, tools, and methodologies that ensure high-quality timing models and constraint management. Who You Are Some of the responsibilities of this role will include but are not limited to: Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Conduct verification and signoff include formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to improve current and future CPU microarchitectures closely collaborating with logic, circuit, architecture, and design automation teams. Possesses CPU specific expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, structured placement, routing, synthesis, and DFT. Works intimately with industry EDA vendors to build and enhance tool capabilities to design a highspeed, low power synthesizable CPU. Optimizes CPU design to improve product level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation. Qualifications: You must possess the minimum education requirements and minimum required qualifications to be initially considered for this position. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications The candidate must possess a Bachelor's Degree in Computer Engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 1+ years of relevant experience -OR- Master's Degree in Computer Engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree At least a year of experience with the following: VLSI circuit design and synthesis Static timing analysis Low power design Preferred Qualifications 2+ years of experience in: x86 CPU architecture TCL/Perl/Python programming            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, California, Folsom Additional Locations: Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $105,650.00-200,340.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Group Counsel, Datacenter and AI Legal Applicants are expected to have a solid experience in handling Datacenter and AI Legal related tasks
Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Process and Equipment Module Engineer (DIE Attach or Thermal Compress Bonding) Applicants are expected to have a solid experience in handling Job related tasks
Principal Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Level Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Technician Applicants are expected to have a solid experience in handling Job related tasks
CPU Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Virtualization and Cloud Platforms Applicants are expected to have a solid experience in handling Job related tasks
HPC Storage Dev Ops Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Thin Film Development Applicants are expected to have a solid experience in handling Thin Film Development related tasks
Low Yield Analysis Engineer Applicants are expected to have a solid experience in handling Job related tasks
Deep Learning Hardware Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cloud Software Developer Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC FV Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer (Contract Role) Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
DFT Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Q1 2026 Intel Vietnam Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior IP Logic Design Engineer. Applicants are expected to have a solid experience in handling Job related tasks