Senior Design Engineer – AI SoC Development job opportunity at Intel.

Home Jobs In United States Of America Tag: Job Senior Design Engineer – AI SoC Development position at Intel


DatePosted 29 Days Ago bot
Intel Senior Design Engineer – AI SoC Development
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, California, Folsom, United States Of America
loacation US, California..........United States Of America

Job Details: Job Description:  About the Role  Intel's AI SoC organization develops cutting-edge products powering a wide range of AI applications, from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role. Join us to shape the future of AI hardware. Position Overview  You will develop logic design, register transfer level (RTL) coding, and simulation for SoC designs while integrating IP blocks and subsystems into full chip SoC or discrete component designs. You'll participate in defining architecture and microarchitecture features of the blocks being designed and perform quality checks across various logic design aspects ranging from RTL to timing/power convergence. You will apply various strategies, tools, and methods to write RTL and optimize logic to meet power, performance, area, and timing goals while ensuring design integrity for physical implementation. Working closely with verification teams, you'll review verification plans and implementation to ensure design features are verified correctly, resolving and implementing corrective measures for failing RTL tests. Additionally, you'll follow secure development practices to address security threat models and security objectives within the design, work with IP providers to integrate and validate IPs at the SoC level, and drive quality assurance compliance for smooth IP/SoC handoff. Key Responsibilities  • Lead evaluation of architectural trade-offs considering features, performance targets, power constraints, and system limitations • Define and document micro-architecture for complex SoC IP blocks; implement RTL in Verilog/SystemVerilog, integrate at top level, and deliver fully verified, synthesis- and timing-clean designs • Collaborate closely with verification teams to ensure comprehensive coverage and robust validation of all design aspects • Develop and maintain timing constraints for IP blocks; provide guidance and support to physical design teams for synthesis, timing closure, and formal equivalence checks • Drive silicon bring-up and post-silicon validation, including debug and performance analysis • Mentor junior engineers and contribute to best practices for design methodology and quality You should possess the following professional traits: • Ability to thrive in a dynamic environment with evolving requirements • Strong communication skills, collaborative mindset, and leadership qualities • Passion for innovation, continuous learning, and tackling technical challenges Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or Computer Science • 7+ years of experience in RTL design and implementation for ASIC/SoC development Preferred Qualifications  • Proven ability to solve complex design challenges such as clock domain crossings, power optimization, and timing closure • Hands-on experience with SoC system integration and multicore CPU subsystem design • Strong knowledge of standard bus protocols (AXI, AHB, etc.) and embedded processor architectures • Expertise in high-speed and low-power design techniques • Proficiency in scripting (Python, TCL, etc.) for automation and design flow optimization • Familiarity with industry standard EDA tools, including simulators (VCS, Questa, Xcelium), lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado, Altera Quartus II)            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, California, Folsom Additional Locations: US, California, Santa Clara, US, Oregon, Hillsboro, US, Texas, Austin Business group: Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $190,610.00-311,890.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

GPO Materials Planning Analyst (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
DFT RTL Design and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Mechanical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Malaysia Site Program Coordinator ( Contract) Applicants are expected to have a solid experience in handling Job related tasks
Platform Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Platform FW and AI application Engineer- Intern Applicants are expected to have a solid experience in handling Job related tasks
High-Speed Interconnect Senior Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
PHY System Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems SW Engineer - Neuromorphic Computing Applicants are expected to have a solid experience in handling Job related tasks
Head of China Government Affairs Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Verification Team Leader for the New AI Group Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Physical Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer - Chassis Component IP Applicants are expected to have a solid experience in handling Job related tasks
Strategic Account Manager Fab Equipment Sourcing Applicants are expected to have a solid experience in handling Job related tasks
System Software and Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks