Graduate Talent (MPE DDG) job opportunity at Intel.

Home Jobs In Malaysia Tag: Job Graduate Talent (MPE DDG) position at Intel


DatePosted 26 Days Ago bot
Intel Graduate Talent (MPE DDG)
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Malaysia, Penang, Malaysia
loacation Malaysia, Pena..........Malaysia

Job Details: Job Description:  Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. Test, validate structural/functional test content in manufacturing environment using digital testing equipment, analyze products' performance and perform first level debug when issue detected. Candidate will also have chance to involve in early product development phase to perform/evaluate content implementation and validation. Qualifications: You should possess a Bachelor's degree in Electronics or Microelectronics or equivalent. Applicant's skills should ideally include some of the following: 1) Good understanding on electronics component and circuits analysis. 2) Knowledge in programming will be a bonus to this req 3) Strong spoken and written communication skills 4) Strong problem solving and prioritization ability 5) Independent and Inquisitive 6) Willing to learn attitude.            Job Type: Intel Contract Employee Shift: Shift 1 (Malaysia) Primary Location:  Malaysia, Penang Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Senior AI SoC Architect Applicants are expected to have a solid experience in handling Job related tasks
Application Owner, DEAP Platform Applicants are expected to have a solid experience in handling DEAP Platform related tasks
Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Operations Research, Engineering Analytics Intern Applicants are expected to have a solid experience in handling Engineering Analytics Intern related tasks
Middleware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Compiler Engineer/Architect Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Analyst Applicants are expected to have a solid experience in handling Job related tasks
GPU Physical Design Engineer Lead Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Platform Enabling Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Modeling and Specification Definition Student Applicants are expected to have a solid experience in handling Job related tasks
Senior SOC Design Engineer - Physical Design and Integration Applicants are expected to have a solid experience in handling Job related tasks
Intern - Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
System and Hardware Enabling Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Edge Ecosystem Enabling Specialist (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Application Engineer (Packaging Design) Applicants are expected to have a solid experience in handling Job related tasks
CPU Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks