SoC Design Verification Engineer job opportunity at Intel.



DatePosted 26 Days Ago bot
Intel SoC Design Verification Engineer
Experience: 4-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  The Role and Impact As a SoC Design Verification Engineer you will perform functional logic verification of integrated SoCs to ensure designs meet specifications. Define and develop scalable, reusable verification plans, testbenches, and environments at block, subsystem, and SoC levels. Execute verification plans to achieve required coverage and ensure compliance with microarchitecture specifications. Develop and run emulation and/or simulation to verify design functionality. Identify, replicate, root-cause, and debug presilicon design issues. Implement corrective actions to resolve failing tests and verification gaps. Collaborate with SoC architects, microarchitects, full-chip architects, RTL, post silicon, and physical design teams. Document verification and test plans; lead technical reviews with design and architecture teams. Integrate RAS verification activities, including regression and debug tests, to ensure RAS coverage. Maintain, enhance, and evolve functional verification infrastructure and methodologies. Incorporate post silicon learnings to improve pre silicon validation quality and update coverage gaps. Propagate verification improvements and best practices to future products Qualifications: Qualifications Minimum Qualifications Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 4+ years of relevant experience, or Master’s degree with 3+ years of relevant experience PhD with 1+ year of relevant experience Relevant experience in Pre-Si design and/or validation/verification Familiar with System Verilog and OVM/UVM verification methodology Preferred Qualifications Excellent communication and collaboration to engage with cross-functional teams cross the global locations Strong problem-solving abilities to tackle complex design challenges. Familiar with the complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure). Strong understanding of RAS architect and familiar with chip RAS validation at IP/SoC level Demonstrated capability of developing validation tools/test suites and driving continuous improvement into existing validation test suites and methodologies. Advanced debug skills to root cause cross products test failures Experienced on Pre-Si validation on Emulation, preferably Zebu. Experienced in Design Verification with developing, maintaining, and executing complex IPs and/or SOCs. Background in Intel / Xeon CPU Pre-Silicon or Post Silicon Validation            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Group Counsel, Datacenter and AI Legal Applicants are expected to have a solid experience in handling Datacenter and AI Legal related tasks
Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Process and Equipment Module Engineer (DIE Attach or Thermal Compress Bonding) Applicants are expected to have a solid experience in handling Job related tasks
Principal Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Level Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Technician Applicants are expected to have a solid experience in handling Job related tasks
CPU Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Virtualization and Cloud Platforms Applicants are expected to have a solid experience in handling Job related tasks
HPC Storage Dev Ops Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Thin Film Development Applicants are expected to have a solid experience in handling Thin Film Development related tasks
Low Yield Analysis Engineer Applicants are expected to have a solid experience in handling Job related tasks
Deep Learning Hardware Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cloud Software Developer Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC FV Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer (Contract Role) Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
DFT Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Q1 2026 Intel Vietnam Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior IP Logic Design Engineer. Applicants are expected to have a solid experience in handling Job related tasks