Silicon Architect - ARM Compute Cluster and Interconnect job opportunity at Intel.



DatePosted 22 Days Ago bot
Intel Silicon Architect - ARM Compute Cluster and Interconnect
Experience: 4-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Ireland, Leixlip, Ireland
loacation Ireland, Leixl..........Ireland

Job Details: Job Description:  We are seeking an experienced Silicon Architect to lead the definition and architectural development of compute subsystems for next-generation ARM-based SoCs. This role focuses on high-performance compute cluster design, including ARM core complexes, CMN/CCN mesh interconnects, memory subsystem architecture, and system-level performance modelling. The ideal candidate will also bring strong expertise in networking architectures, packet-processing flows, and high-bandwidth data movement, enabling optimized silicon solutions for advanced networking and data-centric products. Key Responsibilities 1. Lead the architectural definition of compute clusters for advanced ARM-based SoCs, including: CPU core complexes (Cortex-A, Neoverse). ARM CMN mesh and interconnect topology. Coherent and non-coherent system fabric integration. 2. Drive memory subsystem architecture, including: Memory controller definition (DDR, HBM, LPDDR) Cache hierarchy design and coherency strategy Traffic-flow analysis and performance bottleneck resolution 3. Develop and maintain high-level performance, power, and area (PPA) requirements to guide design tradeoffs and optimization. 4. Work with modelling teams throughout development lifecycle to correlate and drive architecture choices. 5. Work closely with cross-functional teams (RTL, verification, physical design, firmware, and software) to ensure architecture intent is maintained throughout implementation. 6. Evaluate and integrate IP blocks including accelerators, I/O subsystems, and security modules into a cohesive system architecture. 7. Provide architectural leadership for networking-centric flows with compute and memory, including: Packet-processing pipelines. QoS and traffic-management features. High-bandwidth and low-latency data-flow design. 8. Drive system-level interconnect requirements, bandwidth analysis, and thermal/power feasibility studies. 9. Author high-quality architecture specifications, performance projections, and design guidelines. Qualifications: Minimum Qualifications: 1. 4+ years of experience in SoC or CPU subsystem design, micro-arch or architecture, with experience in ARM-based designs. 2. Strong analytical skills with the ability to evaluate complex tradeoffs across performance, power, area, and cost. 3. Excellent written and verbal communication skills. 4. Experience in one of the following: ARM CMN/CCN interconnects. ARM cache-coherency protocols (CHI, ACE). Compute cluster microarchitecture and scaling methodologies. Preferred Qualifications: 1. Experience with datacenter, telco, or edge networking silicon. 2. Proven experience defining or architecting memory subsystems (DRAM controllers, cache hierarchy, prefetching, coherency). 3. Solid understanding of networking architectures, including: L2-L4 networking flows. Traffic shaping, congestion control, packet processing. Data-path acceleration techniques. 4. Familiarity with process and manufacturing trade-offs as well as advanced packaging. 5. Experience in hardware-software co-design, firmware, and low-level drivers. 6. Background in large-scale SoC bring-up and silicon validation.            Job Type: Experienced Hire Shift: Shift 1 (Ireland) Primary Location:  Ireland, Leixlip Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. *

Other Ai Matches

Automation Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior AI SoC Architect Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
High-Speed I/O PHY Architect Applicants are expected to have a solid experience in handling Job related tasks
Intern - Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Operator (Nhân viên vận hành máy) Applicants are expected to have a solid experience in handling Job related tasks
IP/SOC Verification Engineer/Lead Applicants are expected to have a solid experience in handling Job related tasks
System Debugger Software Developer (m/f/d) Applicants are expected to have a solid experience in handling Job related tasks
IP Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
AI/GPU SoC Lead Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Operations Research, Engineering Analytics Intern Applicants are expected to have a solid experience in handling Engineering Analytics Intern related tasks
Project Controls Engineer (PCE) Applicants are expected to have a solid experience in handling Job related tasks
Senior Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Global Planning Analyst Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Module Equipment Technician (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Senior Formal Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Human Resources Management Systems Analyst Applicants are expected to have a solid experience in handling Job related tasks
Sr. Compiler Engineer/Architect Applicants are expected to have a solid experience in handling Job related tasks
Power and Performance Design Engineer Applicants are expected to have a solid experience in handling Job related tasks