Analog Circuit Design Engineer job opportunity at Intel.

Home Jobs In India Tag: Job Analog Circuit Design Engineer position at Intel


DatePosted 20 Days Ago bot
Intel Analog Circuit Design Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Role Overview As an Integrated Voltage Regulator (IVR) Design Engineer, you will be responsible for the architecture, design, and implementation of high-performance power management solutions directly integrated onto advanced processors (CPUs, GPUs, or SoCs). You will work at the intersection of Analog/Mixed-Signal IC design and Power Electronics to improve energy efficiency and performance in next-generation computing systems. Key Responsibilities Circuit Architecture and Design: Develop and refine analog topologies such as Operational Amplifiers (Op-Amps), Bandgap References, Data Converters (ADC/DAC), and Phase-Locked Loops (PLLs). Design and Simulation: Perform transistor-level design using industry-standard tools (like Cadence Virtuoso). Conduct extensive Monte Carlo simulations, corner analysis, and noise analysis to ensure high yield and reliability. Layout Oversight: Collaborate closely with layout engineers to guide critical placement and routing, focusing on matching, shielding, and minimizing parasitic capacitance/resistance. Verification: Use SPICE-based simulators to verify circuit functionality against rigorous performance specifications (speed, power, gain, etc.). Post-Silicon Characterization: Bench-test silicon prototypes in the lab to validate performance against pre-silicon models and debug hardware anomalies Qualifications: Required Technical Skills Transistor Fundamentals: Expert knowledge of MOSFET/BJT device physics, small-signal modeling, and aging effects. EDA Tool Proficiency: Mastery of Cadence (Spectre/Virtuoso), Mentor Graphics, or Synopsys tool suites. Signal Integrity: Deep understanding of thermal noise, jitter, crosstalk, and power supply rejection ratio (PSRR). Mixed-Signal Flow: Familiarity with Verilog-A or Verilog-AMS for behavioral modeling of analog blocks. Qualifications Education: BS, MS, or PhD in Electrical Engineering (EE) with a concentration in Analog IC Design. Experience: 3 - 7 years of experience in analog design (FinFET or planar CMOS nodes). Analytical Mindset: Strong mathematical background for analyzing feedback systems and stability.            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

CPU Core Timing and Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Functional Validation Intern Applicants are expected to have a solid experience in handling Job related tasks
CMP Commodity Manager Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Materials Program Manager Intern Applicants are expected to have a solid experience in handling Job related tasks
IP Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Linux Kernel Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director, Software Engineering Applicants are expected to have a solid experience in handling Software Engineering related tasks
Senior Design Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Senior Executive Compensation Analyst Applicants are expected to have a solid experience in handling Job related tasks
Power Analysis and Optimization Engineer Applicants are expected to have a solid experience in handling Job related tasks
Mechanical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Post-silicon Validation and Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Layout Designer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineering Manager – AI SoC Deployment Applicants are expected to have a solid experience in handling Job related tasks
APTD Manufacturing Technician Shift 6 Applicants are expected to have a solid experience in handling Job related tasks
Senior Analog / Mixed Signal Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Power and Performance Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Center Pre-Si FPGA Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Logistics Operations Manager Applicants are expected to have a solid experience in handling Job related tasks
GPU Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks