Pre-Silicon Verification Engineer job opportunity at Intel.



DatePosted 18 Days Ago bot
Intel Pre-Silicon Verification Engineer
Experience: 3-years
Pattern: full-time
apply Apply Now
Salary:
Status:
Copy Link Report
degreeOND
loacation US, Texas, Austin, United States Of America
loacation US, Texas, Aus..........United States Of America

Job Details: Job Description:  Do Something Wonderful! Intel put Silicon in Silicon Valley. No one else is obsessed with engineering and has a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Who We Are Join Intel's All Cores Engineering (ACE) team – the powerhouse behind the world's most advanced processors. As part of our elite engineering organization, you'll be at the forefront of semiconductor innovation working on Intel’s next-generation CPUs, transforming cutting-edge concepts into the silicon that drives everything from personal devices to massive data centers and emerging edge technologies. Who You Are Responsibilities may include but are not limited to: Performs functional verification of CPU logic to ensure design will meet specification requirements. Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to CPU microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with CPU architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals. Documents test plans and drive technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infrastructure and methodology. Participates in the definition of architecture and microarchitecture features of the CPU being designed actively. Qualifications: You must possess the minimum education requirements and minimum required qualifications to be initially considered for this position. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Qualifications could be obtained through a combination of schoolwork, classes, research, and/or relevant previous job and/or internship experiences.   Minimum Qualifications The candidate must have a Bachelor's Degree in Electrical/Computer Engineering or any related field with 3+ years of relevant experience -OR- Master's in Electrical/Computer Engineering or any related field with 2+ years of relevant experience -OR- PhD in Electrical/Computer Engineering or any related field 3+ years of experience in Design Verification and Validation methodologies with UVM, System Verilog and industry standard EDA tools 3+ years of experience with Pre-silicon verification, SoC validation. Preferred Qualifications Experience in Scripting languages such as Python OR Perl Proficiency with C/C++ System Verilog coding and debug Experience with RTL development Knowledge of system level boot flows and power management. Experience in Computer-Architecture familiarity Experience in Power Management flows including low power entry/exit, frequency change flows etc            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, Texas, Austin Additional Locations: US, Arizona, Phoenix Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Electrical Validation Engineering Grad Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
High-Speed Interconnect Senior Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Inventory Self Sustaining Technician Applicants are expected to have a solid experience in handling Job related tasks
Senior Executive Compensation Analyst Applicants are expected to have a solid experience in handling Job related tasks
SOC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Edge Ecosystem Enabling Specialist (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Director, Thin Film Development Applicants are expected to have a solid experience in handling Thin Film Development related tasks
Marketing and Communications, Chief of Staff Applicants are expected to have a solid experience in handling Chief of Staff related tasks
Snowflake Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI/ML Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
CPU Backend Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. EDA Tools Engineer - ESD Applicants are expected to have a solid experience in handling Job related tasks
Global Planning Analyst Applicants are expected to have a solid experience in handling Job related tasks
Platform Validation Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Application Owner, DEAP Platform Applicants are expected to have a solid experience in handling DEAP Platform related tasks