SOC Design Verification Engineer job opportunity at Intel.

Home Jobs In India Tag: Job SOC Design Verification Engineer position at Intel


DatePosted 16 Days Ago bot
Intel SOC Design Verification Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Role Overview We are seeking a skilled Verification/Validation Engineer with expertise in developing testbenches for pre-silicon verification. The role involves building scalable verification environments, creating stimulus, monitoring functionality, and ensuring coverage closure using industry-standard methodologies. Key Responsibilities Develop System Verilog/UVM-based testbenches for IP, subsystem, or SoC-level verification. Create and maintain verification plans, test cases, and coverage models. Implement and integrate scoreboards, monitors, checkers, assertions, and transactors for functional correctness. Work with Verification IP (VIP) for industry-standard protocols (AMBA, UCIe, PCIe, DDR, Ethernet, etc.) and integrate them into testbenches. Build reusable constrained-random and directed test scenarios. Debug failures, perform root cause analysis, and work closely with design and architecture teams. Analyze functional coverage, code coverage, and assertion coverage to ensure verification completeness. Participate in design/verification reviews and contribute to methodology improvements. Automate regression runs and maintain CI verification flows (Jenkins, Git, etc. if applicable). Qualifications: Required Skills & Qualifications Bachelor’s/Master’s in Electrical/Electronics/Computer Engineering or related field with 5+ Years of Experience is required. Strong hands-on experience with System Verilog and UVM methodology. Proven experience in transactor modelling and VIP integration/customization. Good understanding of digital design fundamentals (RTL, FSMs, buses, etc.). Familiarity with coverage-driven verification and constraint random test generation. Proficiency with industry-standard simulators and/or emulators (Synopsys VCS/Zebu, Cadence Xcelium/Palladium, Mentor Questa/Veloce, etc.). Debugging skills using waveforms and verification tools. Exposure to SVA (System Verilog Assertions) and functional coverage techniques. Must Have Experience with C/C++/Python for testbench integration or automation. Hands-on work with protocol VIPs (AXI, AHB, APB, CXL,UCIe, PCIe, DDR, Ethernet, USB, etc.). Strong communication and teamwork skills. Experience in applying AI tools for verification/validation is a plus            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

TCAD Machine Learning Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Functional Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Storage Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Engineer Applicants are expected to have a solid experience in handling Job related tasks
Materials Program Manager Intern Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director - Foundry Business Development Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Automation Software Development Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks
APTM NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Process Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Human Resources Management Systems Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Security Architect Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Technical Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer - Chassis Foundation IP Applicants are expected to have a solid experience in handling Job related tasks
Engineer Technician Applicants are expected to have a solid experience in handling Job related tasks
Platform FW and AI application Engineer- Intern Applicants are expected to have a solid experience in handling Job related tasks
Power and Performance Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineering Manager – AI SoC Deployment Applicants are expected to have a solid experience in handling Job related tasks