DFT Engineer job opportunity at Graphcore.

Home Jobs In United Kingdom Tag: Engineering - Silicon DFT Engineer position at Graphcore


bot
Graphcore DFT Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Engineering - Silicon

Copy Link Report
degreeOND
loacation Bristol, UK; Cambridge, UK, United Kingdom
loacation Bristol, UK; C..........United Kingdom

About Graphcore At Graphcore, we’re building the future of AI compute. We’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale.As part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem. To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world.We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence. The Person  Graphcore’s experienced, skilled, and motivated engineering team is heavily involved in shaping the future of AI. A successful candidate will exhibit exceptional knowledge in Design for Testability (DFT) and will have a strong technical background and experience in DFT methodologies, complemented by a robust, self-motivated work ethic. The ideal candidate should also have a focus on quality and demonstrate a good understanding of the importance of production test on the success of a product. Some hands-on experience in one or more of the following areas is essential: RTL design, simulations and debugging, synthesis, STA.   The Role:  We are expanding and looking for an experienced DFT engineers to join the Silicon team. As a part of our team, you will have the opportunity to work on next-generation AI designs targeted for data centers applications.  Responsibilities:  Keep up with the latest industry trends in DFT domain and help adopt the latest DFT techniques and methodologies  Work closely with design, verification, physical design and product engineering teams to integrate DFT requirements into the overall design process  Define and implement DFT architecture and features for next-generation AI designs and support their verification effort  Develop efficient DFT flows and methodology compatible with silicon design flows  Work with 3rd party IPs to integrate the provided design into the DFT infrastructure  Generate structural test vectors, analyze and improve test coverage  Work with the product and test engineering teams to ensure successful silicon bring-up and help identify any silicon failures to enhance yield learning and improvement    Requirements:  Very good understanding of DFT components like JTAG (IEEE 1149.x), IJTAG (IEEE P1687), Core Test (IEEE P1500), SSN (Streaming Scan Network), Test Compression, OCC etc.  Experience on developing DFT specifications and driving the implementation of the DFT features  Experience in MBIST and BISR implementation and verification is desired  Solid understanding of design verification methodologies for validating the DFT features using simulation in pre-silicon designs  Exposure to STA constraints development and analysis for DFT modes and SDF simulations would be a plus  Experience in Scan based testing and industry standard ATPG tools  Knowledge of ATPG pattern verification and gate-level simulation flows using Synopsys VCS and Verdi or other EDA tools  Very good knowledge of Digital Integrated Circuits and Systems  Hands-on experience with Verilog RTL coding and familiarity with System Verilog    Strong scripting and debugging skills using programming languages like Python, TCL, Perl, Shell etc.  Exposure to silicon bring-up, post-silicon testing and tester pattern debugging  Strong problem-solving skills across various levels of design hierarchies  Great team working and communication skills    Academic Credentials  Bachelors or Masters or PhD in Computer engineering/Electrical engineering/Electronics Engineering Benefits:  In addition to a competitive salary, Graphcore offers flexible working, a generous annual leave policy, private medical insurance and health cash plan, a dental plan, pension (matched up to 5%), life assurance and income protection. We have a generous parental leave policy and an employee assistance programme (which includes health, mental wellbeing, and bereavement support). We offer a range of healthy food and snacks at our central Bristol office and have our own barista bar! We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments   We welcome people of different backgrounds and experiences and are committed to building an inclusive work environment that makes Graphcore a great home for everyone. We are an equal opportunity employer and want to build a work environment where everyone is happy, productive and respectful so they can do their best work. If you have a disability or additional need that requires accommodation, just let us know.  Applicants for this position must hold the right to work in the UK. Unfortunately at this time, we are unable to provide visa sponsorship or support for visa applications.

Other Ai Matches

2026 Graduate Software Engineer - Drivers Applicants are expected to have a solid experience in handling Graduates related tasks
Silicon Verification Engineer Applicants are expected to have a solid experience in handling Verification related tasks
Silicon Characterisation Engineer Applicants are expected to have a solid experience in handling Engineering - Silicon related tasks
Principal Post Silicon Validation Engineer (Bringup) Applicants are expected to have a solid experience in handling Engineering - Architecture related tasks
Signal Integrity Engineer Applicants are expected to have a solid experience in handling Engineering - Hardware related tasks
Principal Power Engineer Applicants are expected to have a solid experience in handling Systems Engineering related tasks
Senior ATE Engineer Applicants are expected to have a solid experience in handling Engineering - Operations related tasks
UX Designer Applicants are expected to have a solid experience in handling Engineering - Software related tasks
Senior Staff ML Engineer Applicants are expected to have a solid experience in handling Engineering - Software related tasks
Senior Post Silicon Validation Engineer (Bringup) Applicants are expected to have a solid experience in handling Engineering - Architecture related tasks
Security Information & Event Management (SIEM) Specialist - Incident Response Lead Applicants are expected to have a solid experience in handling Infrastructure Solution related tasks
Staff Post‑Silicon Lab Characterisation Engineer Applicants are expected to have a solid experience in handling Engineering - Silicon related tasks
Intern, Mechanical Engineering Applicants are expected to have a solid experience in handling Systems Engineering related tasks
Senior Technical Program Manager, Post Silicon Validation and Bring-Up Applicants are expected to have a solid experience in handling Engineering - Programme Management related tasks
Linux Engineer Applicants are expected to have a solid experience in handling Infrastructure Solution related tasks
Intern Systems Engineering, Compute AI Hardware Platforms Applicants are expected to have a solid experience in handling Systems Engineering related tasks
2026 Graduate Silicon Engineer Applicants are expected to have a solid experience in handling Graduates related tasks
Export Control & Regulatory Compliance Project Manager Applicants are expected to have a solid experience in handling Systems Engineering related tasks
Lab Asset & Material Management Program Manager Applicants are expected to have a solid experience in handling Systems Engineering related tasks
Intern, Knowledge Management & Training Projects Applicants are expected to have a solid experience in handling Systems Engineering related tasks
Principal Post-Silicon Lab Characterization Engineer Applicants are expected to have a solid experience in handling Engineering - Silicon related tasks
Senior Staff Systems Software Engineer Applicants are expected to have a solid experience in handling Engineering - Software related tasks
Principal Software Architect Applicants are expected to have a solid experience in handling Engineering - Software related tasks