Senior RTL Design Engineer job opportunity at Cisco Systems.



DateMore Than 30 Days Ago bot
Cisco Systems Senior RTL Design Engineer
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation Armenia, Armenia
loacation Armenia....Armenia

This is a hybrid role with four days per week at Cisco’s Yerevan office. Meet the Team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your Impact You will be a key member of the Silicon One development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of chip architecture. Your primary focus will be to drive high-quality Design for Test (DFT) verification, ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance and innovation. This cross-functional teamwork is essential to delivering advanced networking silicon aligned with Cisco Silicon One’s scalable and flexible architecture. Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification. Sub-system/SoC integration and verification. Review/enhancement of RTL codes. Improve flows and methodologies to streamline IP/SoC development and integration. Work closely with the verification team for complex debugs to resolve verification failures. Close interaction with physical design team to reach better physical design QoR. Minimum Qualifications 5+ years of industry experience in ASIC digital design. Proficient in Verilog/System Verilog coding. Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification). Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories. Ability to write scripts using Python, Tcl, Make. Good communications skills, self-motivated and well-organized. Preferred Qualifications Familiarity with power optimization techniques , power intent (UPF), power estimation. Familiarity with DFT/MBIST is a plus Why Cisco?  At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  We are Cisco, and our power starts with you. 

Other Ai Matches

NPI Supply Chain Program Manager (Hybrid) Applicants are expected to have a solid experience in handling Job related tasks
Sr. ASIC Engineer (UVM | System Verilog | Scripting) - 8+ Yrs , BLR Applicants are expected to have a solid experience in handling BLR related tasks
Mechanical Engineer Applicants are expected to have a solid experience in handling Job related tasks
ANZ Partner Solution Engineer (GSI SME) Applicants are expected to have a solid experience in handling Job related tasks
Leader, Splunk Commercial Sales Applicants are expected to have a solid experience in handling Splunk Commercial Sales related tasks
Software Engineer Go - Isovalent (Europe Remote) Applicants are expected to have a solid experience in handling Job related tasks
Technical Support Management Applicants are expected to have a solid experience in handling Job related tasks
Software Test Engineer (Optical knowledge, Regression, Python| 4-8 years) Applicants are expected to have a solid experience in handling Regression, Python| 4-8 years) related tasks
TCAM Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
ASIC DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Fullstack Software Engineering Technical Leader (Golang, React | 10+ years | Bangalore) Applicants are expected to have a solid experience in handling React | 10+ years | Bangalore) related tasks
Solutions Engineer - Cloud and AI (Singapore) Applicants are expected to have a solid experience in handling Job related tasks
Dashboard Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Account Executive - Splunk Commercial - Remote Applicants are expected to have a solid experience in handling Job related tasks
Test Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Embedded Software Engineer Wireless Applicants are expected to have a solid experience in handling Job related tasks
Splunk - Strategic Account Manager(Financial Services Industry,金融) Applicants are expected to have a solid experience in handling 金融) related tasks
IAM Security Engineer Applicants are expected to have a solid experience in handling Job related tasks
Business Development Manager, Hyperscaler Partnerships Applicants are expected to have a solid experience in handling Hyperscaler Partnerships related tasks
Inside Account Executive - Architecture Applicants are expected to have a solid experience in handling Job related tasks
Hardware Engineer PhD (Co-op)- United States Applicants are expected to have a solid experience in handling Job related tasks
Solutions Engineer Splunk Applicants are expected to have a solid experience in handling Job related tasks
Solutions Engineer - Splunk Applicants are expected to have a solid experience in handling Job related tasks