ASIC DFT Engineer - 4 to 8 Yrs job opportunity at Cisco Systems.

Home Jobs In India Tag: Job ASIC DFT Engineer - 4 to 8 Yrs position at Cisco Systems


DateMore Than 30 Days Ago bot
Cisco Systems ASIC DFT Engineer - 4 to 8 Yrs
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bangalore, India, India
loacation Bangalore, Ind..........India

Meet the Team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.  Your Impact You will be in the Silicon One development organization as an ASIC DFT Engineer in Bangalore India with a primary focus on Design-for-Test. You will work with DFT Lead, Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle.  As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.   What You'll Do  Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.  Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.  Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.  The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.   Minimum Qualifications:  Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with at least 4-8 years of experience.  Knowledge of the latest innovative trends in DFT, test and silicon engineering.  Experience with Jtag protocols, Scan insertion and ATPG.  Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets. Knowledge of the latest innovative trends in DFT, test and silicon engineering. Experience working with Gate level simulation, debugging with VCS and other simulators.  Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687  Strong verbal skills and ability to thrive in a multifaceted environment  Scripting skills: Tcl, Python/Perl. Preferred Qualifications: Test Static Timing Analysis  Post silicon validation using DFT patterns.  Why Cisco?  At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  We are Cisco, and our power starts with you. 

Other Ai Matches

Leader, Global Programs – Splunk Deal Operations Applicants are expected to have a solid experience in handling Global Programs – Splunk Deal Operations related tasks
Partner Account Executive Applicants are expected to have a solid experience in handling Job related tasks
Adoption Engineer - ThousandEyes Applicants are expected to have a solid experience in handling Job related tasks
Hardware Engineer I (Intern) - United States Applicants are expected to have a solid experience in handling Job related tasks
FPGA Senior Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hardware Engineering Technical Leader - Memory Applicants are expected to have a solid experience in handling Job related tasks
Splunk - Renewals Manager (Renewal Sales Representative） Applicants are expected to have a solid experience in handling Job related tasks
Technical Systems Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer | C programming, Linux, Networking Protocols | 5-8 years Applicants are expected to have a solid experience in handling Linux, Networking Protocols | 5-8 years related tasks
GES West Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Operations Engineer I (Intern) - Unites States Applicants are expected to have a solid experience in handling Job related tasks
Account Executive - Splunk Commercial Applicants are expected to have a solid experience in handling Job related tasks
Junior C++ Software Engineer - Serbia - ETR Applicants are expected to have a solid experience in handling Job related tasks
Technical Marketing Engineer - MV Cameras (Hybrid) Applicants are expected to have a solid experience in handling Job related tasks
Cloud and AI Specialist - Sales Specialist Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer: Python, Devops Experience with Docker, Linux-based infrastructures, GitHub, Jira, CI/CD Pipelines & Jenkins (5 to 8 Years) Applicants are expected to have a solid experience in handling Devops Experience with Docker, Linux-based infrastructures, GitHub, Jira, CI/CD Pipelines & Jenkins (5 to 8 Years) related tasks
Channel Business Development Manager – ISV & Ecosystem Partnerships (AI Solutions) Applicants are expected to have a solid experience in handling Job related tasks
Dashboard Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
ASIC Logic Design Engineering Technical Leader Applicants are expected to have a solid experience in handling Job related tasks
Account Executive - Premium Services Team Applicants are expected to have a solid experience in handling Job related tasks
Software Developer - Integrations (Hybrid) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Engineering Technical Leader - High Speed Board Design (12 to 16 yrs) Applicants are expected to have a solid experience in handling Job related tasks