Senior Staff Hardware Engineer - Optical job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Staff Hardware Engineer - Optical position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff Hardware Engineer - Optical
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US - CA - Santa Clara - Marvell Park, United States Of America
loacation US - CA - Sant..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Optics team builds highly integrated component platforms with high-speed Silicon photonics, transmit and receive amplifiers, and controller ASICs with Marvell DSPs. These components are made operational with highly functional embedded firmware. The team is responsible for designing, verifying, and validating these integrated high-speed optical components. The team performs system-level testing under various operating conditions and validates the performance of the hardware, firmware, and control loops. An engineer in this team will be involved in a full product lifecycle and carry new products from inception to NPI. What You Can Expect In this role you will lead development of hardware platforms for integrated optical transceiver engines for high speed fiber optic communications applications. This role requires expertise in schematic entry, communications, hardware protocols, printed circuit board fabrication and design, and analog / RF signaling. This role will also use high speed test equipment such as VNA or PNA or high speed oscilloscopes. The candidate will also collaborate with operations, product engineering, test engineering, applications engineering and Business Development teams to support hardware development. This role is on-site. Lead the design and development of hardware including DUT cards, interposers, socket designs, and handler boards for complex semiconductor devices. Own schematic capture, layout reviews, stack-up optimization, and BOM management for substrates and printed circuit boards. Review power integrity (PI) and signal integrity (SI) simulations to ensure compliance with electrical specifications. Collaborate with cross-functional teams across time zones to define hardware requirements and integrate new product features. Drive component selection, considering performance, availability, and cost. Develop and maintain automation scripts in Python, C++, and MATLAB to streamline validation and correlation processes. Interface with manufacturing teams to support DFMA and ensure smooth transition to production. Author technical documentation and contribute to internal publications and reports What We're Looking For Master’s degree in Electrical or Electronic Engineering with 3+ years of experience, or Bachelor’s degree with 5+ years of relevant experience. Proven expertise in hardware design for semiconductor testing or power delivery systems. Strong background in PI/SI analysis using tools such as PowerDC, PowerSI, ADS, HFSS, and Clarity 3D. Experience with schematic and layout tools such as Cadence Virtuoso. Familiarity with communication protocols including SPI, I2C, I3C, SPMI, and UART. Hands-on experience with lab instruments: oscilloscopes, VNAs, signal generators, and electronic loads. Excellent problem-solving skills and ability to manage multiple priorities in a fast-paced environment. Strong communication skills and ability to work effectively in cross-functional, global teams. Demonstrated ability to publish and present technical work is a plus. Expected Base Pay Range (USD) 130,740 - 195,800, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-VM1

Other Ai Matches

Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager, AMS Layout Applicants are expected to have a solid experience in handling AMS Layout related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Supply Chain Analyst Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Principal Engineer, Product Security - Silicon Compute & Connectivity Devices Applicants are expected to have a solid experience in handling Product Security - Silicon Compute & Connectivity Devices related tasks
Applied Machine Learning Scientist Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Design Verification, Senior Staff Engineer Applicants are expected to have a solid experience in handling Senior Staff Engineer related tasks
AMS Verification Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Optical Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital Design Engineer – Wireline PHYs Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks