Senior Staff Product Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Singapore Tag: Job Senior Staff Product Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff Product Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Singapore, Singapore
loacation Singapore....Singapore

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is looking for highly motivated, talented Principal Product Engineer. You will be part of a dynamic product engineering team working on most advanced technologies including Server & Network Processor. You will work closely with Test, Hardware, Design and Firmware engineering teams to design, develop, and debug products and solutions. What You Can Expect Responsible for New Product Transfer from NPI team to High Volume Manufacturing (HVM). Support existing and sustaining volume production devices to ensure good product health on both wafersort and final test.  Coordinate and collaborate with cross functional teams (Planning, Foundry, Test, Product, Reliability, Engineering) to ensure HVM productivity and efficiency.  Plan, coordinate and execute test program, hardware, correlation and qualification activities to meet the set mass production release date/timeline. Analyze yield at ES sample phase, understand on manufacturing yield window and investigate on production low yield cases. Execute and implement in yield improvement and test time reduction (TTR), insertion elimination activities. Performing data collection, data mining, statistical data analysis on wafersort and final test to support initial production and high volume production assessment. Support test engineering in resolving test program related issues. To debug and bring up hardware related issues. To support RMA analysis and generate RMA report on field returns. To identify and drive production capacity improvement after production release via test time reduction, yield improvement, qualifying alternate tester platforms and resources. Engage and manage OSAT / test subcontractors to enable HVM transfers to production   What We're Looking For Bachelor’s or Master's degree in Electrical Engineering, Electronics, or a related field. Minimum 10 years of experience in the semiconductor industry, specifically on NPI from initial phase of silicon bring up to Production release. Minimum 5 years and demonstrable hands on knowledge of Auto Test Equipment (ATE), Advantest 93K, and test handler is a plus Demonstrated proficiency with strong hands-on test development and debug skills Self-directed, capable of managing complex projects, working individually and collaborating with cross functional teams to achieve objectives Strong analytical skills and statistically literate Knowledge of yield analysis, quality management tools Excellent communication skills, including written and spoken English Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-UN1

Other Ai Matches

Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Optical Module Supplier Quality Engineer Intern - Bachelor's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff to Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sustainability Analyst Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Sales Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
RTL ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks