Advanced Packaging Signal Integrity and Power Integrity Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Romania Tag: Job Advanced Packaging Signal Integrity and Power Integrity Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Advanced Packaging Signal Integrity and Power Integrity Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bucharest, Romania, Romania
loacation Bucharest, Rom..........Romania

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Marvell - Central Engineering Packaging organization drives semiconductor IC package development from concept to mass production and is responsible for supporting customers with advanced custom package designs that meet challenging electrical requirements. Many of the new designs are requiring multi-chip and multiple component configurations driving advanced technology requirements. There is the excitement of always working on new projects and cutting-edge technologies. Marvell’s Central Engineering team is seeking a talented High-speed IC package development engineer to contribute to the development of advanced microelectronic packages for semiconductors supporting 448 Gb/s data rates and beyond. What You Can Expect You will be responsible for package development, electrical design, modeling, and characterization, including all signal and power integrity aspects while considering manufacturing and assembly tolerances. You will also interface with package layout design team, ensure manufacturability, and compliance with performance, reliability, and cost requirements. You will interface with marketing and IC designers to develop achievable package specs and contribute to new package technology development. What We're Looking For Bachelor’s degree in Electrical Engineering with 3 - 5 years of related professional experience or Master’s/PhD in Electrical Engineering with 1-3 years of experience. Strong fundamentals in electromagnetics (EM), transmission lines and microwave theory, Signal and Power Integrity. Experience in using 2-D and 3-D EM simulation tools such as Ansys HFSS, SI-Wave, Cadence Clarity, CST Studio Suite, HyperLynx. Frequency domain and time domain knowledge of high speed signaling. Experience with channel simulations using MATLAB, ADS or other tools. Power plane design, modeling and analysis using tools like PowerSI, Ansys SIwave. Familiarity with IC package or PCB layout tools like Cadence APD, Mentor PADS, Xpedition Package Designer. Experience with 2.5D/3D package development is desirable. Working knowledge of circuit design tools (e.g. Spectre, ADS, HSpice, Ansys Electronics Desktop Circuit Design). Familiarity with packaging technologies, materials, package substrate design rules and assembly rules. Working experience or knowledge of memory protocols and interfaces, like GDDR5, GDDR6, HBM, LPDDR. Track record of new product introduction from concept, through development and production. Knowledge of the thermal and mechanical analysis of the IC package development. Ability to automate the SI, PI and Packaging activities using scripting tools like Python, Skill or TCL. Must have strong teamwork skills, as well as strong communication, presentation, and documentation skills. Good English knowledge both verbal and written. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AB1

Other Ai Matches

Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Optical Module Supplier Quality Engineer Intern - Bachelor's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff to Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sustainability Analyst Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Sales Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
RTL ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks