Analog Layout Senior Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Analog Layout Senior Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Analog Layout Senior Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Irvine, CA, United States Of America
loacation Irvine, CA....United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As an Analog Layout Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. What You Can Expect You will be working with global teams in Argentina, Singapore, the U.S., and throughout Europe. You’ll receive a schematic from an Analog IC Designer. You will then take that schematic and use a CAD tool to graphically design the layers of that schematic. Then, you run simulations and verifications on the design using Cadence Virtuoso, refine and debug as needed in concert with the designer, and both of you keep iterating the design until it meets the desired specifications. Each project can last from a couple months to a year and a half. You will likely work on just one project in that time, but may be asked to switch to something else if priorities change. Your flexibility is appreciated. You’ll meet every few days with the designer you’re paired with to share information and work together. No circuits get built or tested here without you both, so your partnership and teamwork is extremely valuable to Marvell. You’ll also have routine meetings with your technical mentor when you have questions, as well as the layout team and the project team where you may have to speak to the entire group and update them about your progress. You may have to present a particular issue or solution you’ve encountered. We are developing brand new cutting-edge technologies here, so we learn new things frequently and share with our colleagues. What We're Looking For To be successful in this role, you must: - Have fundamental understanding of electrical concepts, likely acquired through a degree in Electrical Engineering (graduate or undergraduate). - Have some specialized course work in analog design or layout, either as part of your Electrical Engineering degree, summer courses, or conference courses. - Know how to use CAD tools to do the implementation layers, microelectronic layers in design that go beyond the schematics. - Have excellent communication skills to give status updates to your team, present to global teams in different time zones, and to share information with many different levels of personnel at Marvell. Fluency in English is required. Expected Base Pay Range (USD) 85,900 - 127,100, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TD1

Other Ai Matches

Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Senior Staff Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification, Manager Applicants are expected to have a solid experience in handling Manager related tasks
Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Director for Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Senior Principal Memory Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Accounting Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Director Product Management - IP Customer Offering / Custom Silicon/Semiconductor Solutions Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Optical Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Engineer, Digital IC Design Applicants are expected to have a solid experience in handling Digital IC Design related tasks
Marketing Operations Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer- AI/ML Software & Compilers Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern Applicants are expected to have a solid experience in handling Job related tasks