Senior Principal Switch Architect job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Principal Switch Architect position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Principal Switch Architect
Experience: 12-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Join the Teralynx Switch Architecture team at Marvell Technology—where we define the future of high-performance, energy-efficient, and intelligent switch ASICs for hyperscale data centers. As a Senior Principal Switch Architect, you will be a key technical leader shaping the architecture of Marvell’s next-generation data center switches. These switches enable AI/ML infrastructure, cloud computing, and next-gen web services, making a tangible impact on global connectivity and compute. What You Can Expect As a senior technical leader, you will: Drive the architectural definition and modeling of next-generation Teralynx switch products. Work with multi-disciplinary engineering teams (design, verification, software, system architecture, and product) to define and validate product-level requirements. Architect high-performance, scalable, and reliable switch ASICs for hyperscale and cloud data center networks. Develop architectural and performance models to evaluate proposed features and design trade-offs. Define detailed device-level architecture, including interface specifications, buffer management, forwarding pipelines, and QoS mechanisms. Evaluate emerging technologies in networking and assess their impact on architecture choices. Collaborate with hardware and software teams throughout the product lifecycle, from concept through production. Provide comprehensive documentation and support for internal and customer-facing teams. Contribute to standardization efforts and represent Marvell in relevant industry forums as needed. Influence key technology decisions, balancing performance, scalability, power, and cost trade-offs. Interact with customers, standards bodies, and internal stakeholders to ensure architectural alignment with industry and market needs. What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 12+ years of relevant experience – OR – Master’s degree with 8+ years , – OR – Ph.D. with 6+ years Proven experience in switch ASIC architecture , with strong understanding of packet processing, buffer management, scheduling, and high-speed interconnects. Proficiency in C/C++ , Python , and architecture/performance modeling tools . Demonstrated ability to make complex architectural trade-offs involving performance, power, area, and cost. Excellent communication skills, including the ability to convey complex technical ideas to diverse audiences. Experience collaborating across geographies and functional domains. Expected Base Pay Range (USD) 177,380 - 265,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-JS22

Other Ai Matches

Principal Supply Chain Program Manager - Design Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Management Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager Firmware Development Applicants are expected to have a solid experience in handling Job related tasks
AI Platform Engineer Intern (Agentic) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Manager Custom Cloud Solutions Silicon/Semiconductor IP Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Security Developer (C, Linux, System Security, Embedded programming) Applicants are expected to have a solid experience in handling Linux, System Security, Embedded programming) related tasks
Senior Principal Software Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Staff/Sr. Staff Field Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging EDA Automations Manager Applicants are expected to have a solid experience in handling Job related tasks