Senior Staff ASIC Product Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Staff ASIC Product Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff ASIC Product Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is looking for an extremely motivated, talented Senior Staff ASIC Product Engineer. You will become part of a dynamic product engineering team working on the most advanced semiconductor technologies. Working at Marvell is exciting with a lot of growth potential within the company. You will work closely with ASIC Design, Applications and Test Engineering teams to design, develop, debug and maintain product test solutions for our industry leading large and complex ASIC products. What You Can Expect As a Senior Staff ASIC Product Engineer, you will work closely with design, process, DFM/DFT, and test teams.  Lead debug and characterization of new ASIC product test and IP’s.    Help develop test strategies and plans for the most advanced ASICs in the world.   Develop creative solutions by looking at volume data, analyzing trends, and test lab experimentation to solve challenging yield and test problems seen on the production floor.   Lead optimization and continuous improvement efforts on the production test screen specification.  Balance business requirements to meet yield, quality, test time, and DPPM expectations.      Help and support RMA testing, customer facing teams, and quality and reliability t eams during customer escalations to understand the issue and fix gaps identified in coverage.   Define yield and manufacturing specifications for various test insertions (Wafer Sort, Final Test and System level Test).   Play a lead role in test flow optimization and test time reduction.  Work with design and DFT/DFM groups to define and enhance yield and test methodologies.   Play a key role in new product qualification before volume production as well as new package/fab qualifications.   What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience. Good background in ATE testing on Advantest Ultraflex systems , test methodology development, DFT/DFM, and high-speed digital testing experience required.   Mixed Signal testing is a strong plus.   Excellent problem solving, teamwork, communication and collaboration skills.   Has an inherent sense of urgency and accountability.   Extensive data analysis experience and skills.    Expected Base Pay Range (USD) 111,780 - 167,500, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-NF1

Other Ai Matches

Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer- Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineering Intern - Bachelor's Degree (Winter 2026 Start Date) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Digital IC Design Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Optical Applicants are expected to have a solid experience in handling Optical related tasks
Senior Staff Optical Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Architecture DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principle Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - (Network & Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design (Senior to Senior Staff level) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Director of AMS Design Engineering Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks