Senior Staff STA CAD Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Senior Staff STA CAD Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff STA CAD Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bangalore, India
loacation Bangalore....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact About Marvell Marvell is empowering the global data economy. Whether at the network core or edge, our leadership technologies make it possible for the world’s data to be processed, moved, stored and secured faster and more reliably. With leading intellectual property and deep system-level knowledge, Marvell's infrastructure semiconductor solutions are transforming the 5G, cloud, enterprise and automotive markets of tomorrow.At Marvell, you’ll see your ideas put to work, share in the success of our company, and achieve a healthy life-work balance in a strong culture of corporate citizenship and global semiconductor leadership. If you are ready to excel, innovate, and truly enjoy where you work, apply now for Web Creative Director position and join Marvell’s growing Global Corporate Marketing and Communications organization. This opening is part the Central Engineering CAD & design services (CCDS). What You Can Expect Develop ,maintain and lead signoff static timing analysis (STA) and timing ECO flows addressing the needs of Marvell’s various Business Units Contribute to the deployment and support of these flows Work in collaboration with the rest of the team to ensure optimal integration inside the overall CAD platform Come-up with innovative solutions to ever-increasing design challenges Keep up with process and tool evolutions. Interface with EDA vendors for optimal tool usage. What We're Looking For BS/MS in EE/CS with 10+ years of hands-on experience in Signoff STA, extraction, and timing ECO flows and methodology. Recent experience with either Cadence Tempus or Synopsys PT-SI (experience with both is a plus). Solid understanding of Timing constraints quality assessment, Timing analysis and debug. Timing Correlation between tools Solid understanding of timing variation aspects and it’s impact on timing analysis Block-level and chip-level signoff STA Block and chip-level timing ECOs and feedback into physical implementation system Signoff power analysis and optimization Handling of multi-voltage designs in signoff STA Knowledge of Place and Route (P&R) especially understanding of physical impacting in implementing timing ECOs Excellent proficiency in Tcl scripting in the context of flow development. Demonstrate good analysis and problem-solving skills. Out-of-the-box thinking Team player with good verbal and written communication skills Ability to run the following tasks is a plus: SDC linting and constraints checking tools ,P&R ,EM/IR Experience with EDA tool benchmarks Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MN1

Other Ai Matches

Demand Planning Analyst Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Hardware Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Principal/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
SEV Validation Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Information Technology Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
System Engineer Intern (Optical DSP) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - SerDes Digital Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer- Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Design Verification (Senior to Staff Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Applications Engineering - Network Validation Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
SERDES Validation Director Applicants are expected to have a solid experience in handling Job related tasks
Design Verification - Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Quality Assurance (Cryptography, Cloud HSM, C/Python automation, KMS) Applicants are expected to have a solid experience in handling Quality Assurance (Cryptography, Cloud HSM, C/Python automation, KMS) related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Signal Integrity Engineer Intern (Cloud Platform Optics) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Optical Applicants are expected to have a solid experience in handling Optical related tasks