Principal Product Engineer job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Principal Product Engineer
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Singapore, Singapore
loacation Singapore....Singapore

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Become empowered as a key decision-maker for Marvell’s portfolio of Ethernet and Automotive Networking products from New Production Introduction (NPI) to Mass Production Release (MPR). You will part of a dynamic product engineering team working on most advanced wafer fab and package technologies for Server & Network Processor and PAM4 DSP for 200G/400G/800G intra-datacenter links. At Marvell Technology, we are shaping the future of data infrastructure with silicon solutions that move, store, process, and secure the world’s data. Our Cloud Data Center Group is at the forefront of enabling ultra-high-speed data transfer and cloud connectivity for the world’s leading hyperscalers. What You Can Expect As a Principal Product Engineer within the Networking & Connectivity team, you are recognized as a technical leader in Ethernet and Automotive products. You are not simply assigned products to manage – you own them – leading and support it throughout the full end-to-end lifecycle. Own new product introduction (NPI) deliverables including product characterization, test operation, qualification, yield ramp, and manufacturability Propose and execute product cost and quality improvements Partner with design, DFT/DFM, process, package, and test teams to optimize product performance, quality, and cost across multiple test insertions (Wafer Sort, Final Test, SLT) Align cross-functional engineering teams to full-closure solutions, plan and drive strategic initiatives to enhance new product development methodology Prepare and present summary for regular update with cross-functional and executive team What We're Looking For Deep understanding of end-to-end product lifecycle and strategic cost management Hands-on experience with ATE platforms (e.g., Advantest 93K, Teradyne) and System Level Test to perform silicon debug, root cause analysis, and corrective actions Solid foundation in applied statistics for product characterization and quality improvement Familiarity with data analytics tools such as JMP and SiliconDash Strong schedule management and optimization skills (interest in process automation is a plus) Solid background in test methodology, silicon process, package, and DFT/DFM Ability to lead cross-functional initiatives, work independently, and manage complex problem solving Strong skill in transforming complex data analytics into high-level presentations Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-ST1

Other Ai Matches

Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Principal Sales Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - Analog IC Design Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging, SI/PI Principal Engineer Applicants are expected to have a solid experience in handling SI/PI Principal Engineer related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Embedded Software Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Mixed-Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Digital IC design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Senior Staff Engineer, Hardware & Silicon Validation Applicants are expected to have a solid experience in handling Hardware & Silicon Validation related tasks
Accounting Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manager Verification Applicants are expected to have a solid experience in handling Job related tasks
Principal Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, RTL ASIC Design Applicants are expected to have a solid experience in handling RTL ASIC Design related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Optical Applicants are expected to have a solid experience in handling Optical related tasks
Director – FP&A Systems Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Applicants are expected to have a solid experience in handling Job related tasks