Package Engineering Intern - PhD job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Package Engineering Intern - PhD
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Be a significant part of the engineering team that enables the Connected Digital Lifestyle. Marvell’s expertise is delivering industrial leading silicon and platform solutions to datacenter processors, AI, networking and many more end applications to the world. We are the package engineering team that drives semiconductor package development from concept to mass production for all Marvell products. You are the talented individual who we are looking for to make an impact from Day One. What You Can Expect Learn with product-based package projects from concept through development, prototyping, qualification, and volume production release. Engage in package substrate design and perform package substrate layout review using APD. Understand the basic process of FCBGA assembly and substrate fabrication. Apply engineering knowledge of assembly/substrate fabrication to develop new packages and DFX to improve yield and prevent manufacturing, quality, and reliability issues. What We're Looking For Candidate MUST be currently pursuing a Ph. D or MS in Mechanical, Material, or Chemical Engineering Good verbal and written communication skills. Semiconductor package related experience is a plus. Basic semiconductor package design skills, PCB design concepts, AutoCAD and computer skills. Expected Base Pay Range (USD) 23 - 47, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SC1

Other Ai Matches

Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Senior Staff Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification, Manager Applicants are expected to have a solid experience in handling Manager related tasks
Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Director for Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Senior Principal Memory Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Accounting Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Director Product Management - IP Customer Offering / Custom Silicon/Semiconductor Solutions Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Optical Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Engineer, Digital IC Design Applicants are expected to have a solid experience in handling Digital IC Design related tasks
Marketing Operations Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer- AI/ML Software & Compilers Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Product Line Management - CPO Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern Applicants are expected to have a solid experience in handling Job related tasks